- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352483 > AT17LV65A-10SC (Atmel Corp.) High Speed CMOS Logic 3-to-8 Line Decoder Demutiplexer with Address Latches 16-SO -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AT17LV65A-10SC |
| 廠商： | Atmel Corp. |
| 英文描述： | High Speed CMOS Logic 3-to-8 Line Decoder Demutiplexer with Address Latches 16-SO -55 to 125 |
| 中文描述： | FPGA配置EEPROM存儲器 |
| 文件頁數(shù)： | 4/24頁 |
| 文件大小： | 221K |
| 代理商： | AT17LV65A-10SC |
12
AT17LV65/128/256/512/010/002/040
2321E–CNFG–06/03
Notes:
1. AC test lead = 50 pF.
2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.
Notes:
1. AC test lead = 50 pF.
2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.
AC Characteristics
V
CC = 3.3V ± 10%
Symbol
Description
AT17LV65/128/256
AT17LV512/010/002/040
Units
Commercial
Industrial
Commercial
Industrial
MinMax
T
OE
OE to Data Delay
50
55
50
55
ns
TCE
CE to Data Delay
60
55
60
ns
T
CAC
CLK to Data Delay
75
80
55
60
ns
T
OH
Data Hold from CE, OE, or CLK
0000
ns
TDF
CE or OE to Data Float Delay
55
50
ns
T
LC
CLK Low Time
25
ns
T
HC
CLK High Time
25
ns
T
SCE
CE Setup Time to CLK
(to guarantee proper counting)
35
60
30
35
ns
T
HCE
CE Hold Time from CLK
(to guarantee proper counting)
0000
ns
T
HOE
OE High Time (guarantees counter is reset)
25
ns
F
MAX
Maximum Clock Frequency
10
15
10
MHz
AC Characteristics when Cascading
VCC = 3.3V ± 10%
Symbol
Description
AT17LV65/128/256
AT17LV512/010/002/040
Units
Commercial
Industrial
Commercial
Industrial
Min
Max
Min
Max
Min
Max
Min
Max
T
CDF
(2)
CLK to Data Float Delay
60
50
ns
TOCK
CLK to CEO Delay
55
60
50
55
ns
T
OCE
CE to CEO Delay
55
60
35
40
ns
T
OOE
RESET/OE to CEO Delay
40
45
35
ns
FMAX
Maximum Clock Frequency
8
12.5
10
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17LV65A-10SI | High Speed CMOS Logic 3-to-8 Line Decoder Demutiplexer with Address Latches 16-SO -55 to 125 |
| AT17LV65A-10TQC | High Speed CMOS Logic 3-to-8 Line Decoder Demutiplexer with Address Latches 16-TSSOP -55 to 125 |
| AT17LV65A-10TQI | High Speed CMOS Logic 3-to-8 Line Decoder Demutiplexer with Address Latches 16-TSSOP -55 to 125 |
| AT32UC3B1128 | 32-Bit Microcontroller |
| AT32UC3B1256 | 32-Bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV65A-10SI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65A-10TQC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV65A-10TQI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LVXXXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA Configuration EEPROM 65K. 128K and 256K |
| AT17N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AT17N/256/512/010/002/040 [Updated 5/03. 18 Pages] |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。