- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166373 > AT25256B-SSHL-T (ATMEL CORP) 32K X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | AT25256B-SSHL-T |
| 廠商： | ATMEL CORP |
| 元件分類： | PROM |
| 英文描述： | 32K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, GREEN, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 24/24頁 |
| 文件大?。?/td> | 1025K |
| 代理商： | AT25256B-SSHL-T |
9
8698B–SEEPR–3/10
AT25128B/256B
WRITE SEQUENCE (WRITE): In order to program the AT25128B/256B, two separate instructions must be exe-
cuted. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write instruction
may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected
address field location selected by the Block Write Protection Level. During an internal write cycle, all commands
will be ignored except the RDSR instruction.
A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the Write
op-code is transmitted via the SI line followed by the byte address and the data (D7 - D0) to be programmed (see
Table 2-6 for the address key). Programming will start after the CS pin is brought high. (The Low-to-High transition
of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.
The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) Instruction. If
Bit 0 = 1, the Write cycle is still in progress. If Bit 0 = 0, the Write cycle has ended. Only the Read Status Register
instruction is enabled during the Write programming cycle.
The AT25128B/256B is capable of a 64-byte Page Write operation. After each byte of data is received, the six low
order address bits are internally incremented by one; the high order bits of the address will remain constant. If
more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be
overwritten. The AT25128B/256B is automatically returned to the write disable state at the completion of a Write
cycle.
Note:
If the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby
state, when CS is brought high. A new CS falling edge is required to re-initiate the serial communication.
Table 3-6.
Address Key
Address
AT25128B
AT25256B
A
N
A
13 A0
A
14 A0
Don’t Care Bits
A
15 A14
A
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT25C02-10PC-2.7 | 256 X 8 SPI BUS SERIAL EEPROM, PDIP8 |
| AT27C010-17DI | 128K X 8 UVPROM, 170 ns, CDIP32 |
| AT27C010L-17KM | 128K X 8 UVPROM, 170 ns, CQCC32 |
| AT27C010-17DM/883 | 128K X 8 UVPROM, 170 ns, CDIP32 |
| AT27C256R-45JCT/R | 32K X 8 OTPROM, 45 ns, PQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT25256B-SSHL-T SL901 | 制造商:Atmel Corporation 功能描述:IC EEPROM 256KBIT 20MHZ 8SOIC |
| AT25256B-SSHL-T | 制造商:Atmel Corporation 功能描述:Serial EEPROM IC |
| AT25256B-XHL-B | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256Kbit; SPI Bus High Spd; Mode 0 & 3 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT25256B-XHL-T | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256Kbit; SPI Bus High Spd; Mode 0 & 3 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT25256B-XHL-T SL901 | 制造商:Atmel Corporation 功能描述:IC EEPROM 256KBIT 20MHZ 8TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。