![](http://datasheet.mmic.net.cn/260000/AT503_datasheet_15871004/AT503_1.png)
PHASE CONTROL THYRISTOR
AT503
Repetitive voltage up to
Mean on-state current
Surge current
1600
V
445
A
6.4
kA
FINAL SPECIFICATION
gen 03 - ISSUE : 03
Symbol
Characteristic
Conditions
Tj
[°C]
Value
Unit
BLOCKING
V
RRM
Repetitive peak reverse voltage
125
1600
V
V
RSM
Non-repetitive peak reverse voltage
125
1700
V
V
DRM
Repetitive peak off-state voltage
125
1600
V
I
RRM
Repetitive peak reverse current
V=VRRM
125
30
mA
I
DRM
CONDUCTING
Repetitive peak off-state current
V=VDRM
125
30
mA
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Th=55°C, double side cooled
445
A
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Tc=85°C, double side cooled
355
A
I
TSM
Surge on-state current
sine wave, 10 ms
125
6.4
kA
I2 t
I2 t
without reverse voltage
205 x1E3
A2s
V
T
On-state voltage
On-state current =
800 A
25
1.45
V
V
T(TO)
Threshold voltage
125
0.9
V
r
T
On-state slope resistance
SWITCHING
125
0.680
mohm
di/dt
Critical rate of rise of on-state current, min.
From 75% VDRM up to 500 A, gate 10V 5ohm
125
200
A/μs
dv/dt
Critical rate of rise of off-state voltage, min.
Linear ramp up to 70% of VDRM
125
500
V/μs
td
Gate controlled delay time, typical
VD=100V, gate source 10V, 10 ohm , tr=.5 μs
25
1.6
μs
tq
Circuit commutated turn-off time, typical
dV/dt = 20 V/μs linear up to 75% VDRM
200
μs
Q rr
Reverse recovery charge
di/dt=-20 A/μs, I= 330A
125
μC
I rr
Peak reverse recovery current
VR= 50 V
A
I
H
Holding current, typical
VD=5V, gate open circuit
25
300
mA
I
L
Latching current, typical
VD=5V, tp=30μs
25
700
mA
GATE
V
GT
Gate trigger voltage
VD=5V
25
3.5
V
I
GT
Gate trigger current
VD=5V
25
200
mA
V
GD
Non-trigger gate voltage, min.
VD=VDRM
125
0.25
V
V
FGM
Peak gate voltage (forward)
20
V
I
FGM
Peak gate current
8
A
V
RGM
Peak gate voltage (reverse)
5
V
P
GM
Peak gate power dissipation
Pulse width 100 μs
75
W
P
G
Average gate power dissipation
MOUNTING
1
W
R
th(j-h)
Thermal impedance, DC
Junction to heatsink, double side cooled
95
°C/kW
R
th(c-h)
Thermal impedance
Case to heatsink, double side cooled
20
°C/kW
T
j
F
Operating junction temperature
Mounting force
Mass
-30 / 125
4.9 / 5.9
55
°C
kN
g
ORDERING INFORMATION : AT503 S 16
standard specification
VDRM&VRRM/100
POSEICO SPA
POwer SEmiconductors Italian COrporation
POSEICO
POSEICO SPA
Via N. Lorenzi 8, 16152 Genova - ITALY
Tel. ++ 39 010 6556234 - Fax ++ 39 010 6557519
Sales Office:
Tel. ++ 39 010 6556775 - Fax ++ 39 010 6442510