參數資料
| 型號： | AT80C31X2-SLSUM |
| 廠商： | Atmel |
| 文件頁數： | 10/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 8031 MCU ROMLESS 44PLCC |
| 標準包裝： | 972 |
| 系列： | 80C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40/20MHz |
| 連通性： | UART/USART |
| 外圍設備： | POR |
| 輸入/輸出數： | 32 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 128 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
18
4428E–8051–02/08
AT/TS80C31X2
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-prior-
ity interrupt. A high-priority interrupt can’t be interrupted by any other interrupt source.
If two interrupt requests of different priority levels are received simultaneously, the request of
higher priority level is serviced. If interrupt requests of the same priority level are received simul-
taneously, an internal polling sequence determines which request is serviced. Thus within each
priority level there is a second priority structure determined by the polling sequence.
Table 10-2.
IE Register -- IE - Interrupt Enable Register (A8h)
Reset Value = 0XX0 0000b
Bit addressable
7
6
5
4
3
2
1
0
EA
-
ES
ET1
EX1
ET0
EX0
Bit
Number
Bit
Mnemonic
Description
7
EA
Enable All interrupt bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its
own interrupt enable bit.
6
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
4
ES
Serial port Enable bit
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
3
ET1
Timer 1 overflow interrupt Enable bit
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
2
EX1
External interrupt 1 Enable bit
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
1
ET0
Timer 0 overflow interrupt Enable bit
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
0
EX0
External interrupt 0 Enable bit
Clear to disable external interrupt 0.
Set to enable external interrupt 0.
相關PDF資料 |
PDF描述 |
|---|---|
| AT80C31X2-SLSUL | IC 8031 MCU ROMLESS 44PLCC |
| 213300-2 | CONN JACKSCREW PLUG 34 POS |
| AT80C31X2-RLTUM | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-RLTUL | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-3CSUM | IC 8031 MCU ROMLESS 40DIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT80C31X2-SLSUV | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| AT80C32-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-12R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-16R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。