- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3833 > AT80C31X2-SLSUM (Atmel)IC 8031 MCU ROMLESS 44PLCC PDF資料下載
參數(shù)資料
| 型號： | AT80C31X2-SLSUM |
| 廠商： | Atmel |
| 文件頁數(shù)： | 40/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 8031 MCU ROMLESS 44PLCC |
| 標準包裝： | 972 |
| 系列： | 80C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40/20MHz |
| 連通性： | UART/USART |
| 外圍設備： | POR |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 128 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁
7
4428E–8051–02/08
AT/TS80C31X2
6.
TS80C31X2 Enhanced Features
In comparison to the original 80C31, the TS80C31X2 implements some new features, which
are:
The X2 option.
The Dual Data Pointer.
The 4 level interrupt priority system.
The power-off flag.
The ONCE mode.
Enhanced UART
6.1
X2 Feature
The TS80C31X2 core needs only 6 clock periods per machine cycle. This feature called ”X2”
provides the following advantages:
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Save power consumption while keeping same CPU power (oscillator power saving).
Save power consumption by dividing dynamically operating frequency by 2 in operating and
idle modes.
Increase CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 sig-
nal and the main clock input of the core (phase generator). This divider may be disabled by
software.
6.1.1
Description
The clock for the whole circuit and peripheral is first divided by two before being used by the
CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2
mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to
60%. Figure 6-1. shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 ris-
ing edge to avoid glitches when switching from X2 to STD mode. Figure 6-2. shows the mode
switching waveforms.
Figure 6-1.
Clock Generation Diagram
XTAL1
2
CKCON reg
X2
state machine: 6 clock cycles.
CPU control
FOSC
F
XTAL
0
1
XTAL1:2
相關PDF資料 |
PDF描述 |
|---|---|
| AT80C31X2-SLSUL | IC 8031 MCU ROMLESS 44PLCC |
| 213300-2 | CONN JACKSCREW PLUG 34 POS |
| AT80C31X2-RLTUM | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-RLTUL | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-3CSUM | IC 8031 MCU ROMLESS 40DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AT80C31X2-SLSUV | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| AT80C32-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-12R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| AT80C32-16R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。