56
AT/TSC8x251G2D
4135F–8051–11/06
Timings
Table 49.
SPI Interface AC Timing; VDD = 2.7 to 5.5 V, TA = -40 to 85°C
Notes: 1. Capacitive load on all pins = 200 pF in slave mode.
2. The value of this parameter depends on software.
3. Capacitive load on all pins = 100 pF in master mode.
Symbol
Parameter
Min
Max
Unit
Slave Mode(1)
TCHCH
Clock Period
8
TOSC
TCHCX
Clock High Time
3.2
TOSC
TCLCX
Clock Low Time
3.2
TOSC
TSLCH, TSLCL
SS# Low to Clock edge
200
ns
TIVCL, TIVCH
Input Data Valid to Clock Edge
100
ns
TCLIX, TCHIX
Input Data Hold after Clock Edge
100
ns
TCLOV, TCHOV
Output Data Valid after Clock Edge
100
ns
TCLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns
TCLSH, TCHSH
SS# High after Clock Edge
0
ns
TIVCL, TIVCH
Input Data Valid to Clock Edge
100
ns
TCLIX, TCHIX
Input Data Hold after Clock Edge
100
ns
TSLOV
SS# Low to Output Data Valid
130
ns
TSHOX
Output Data Hold after SS# High
130
ns
TSHSL
SS# High to SS# Low
(2)
TILIH
Input Rise Time
2
μs
TIHIL
Input Fall Time
2
μs
TOLOH
Output Rise time
100
ns
TOHOL
Output Fall Time
100
ns
Master Mode(3)
TCHCH
Clock Period
4
TOSC
TCHCX
Clock High Time
1.6
TOSC
TCLCX
Clock Low Time
1.6
TOSC
TIVCL, TIVCH
Input Data Valid to Clock Edge
50
ns
TCLIX, TCHIX
Input Data Hold after Clock Edge
50
ns
TCLOV, TCHOV
Output Data Valid after Clock Edge
65
ns
TCLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns
TILIH
Input Data Rise Time
2
μs
TIHIL
Input Data Fall Time
2
μs
TOLOH
Output Data Rise time
50
ns
TOHOL
Output Data Fall Time
50
ns