參數(shù)資料
型號: AT89S8253-24JI
廠商: Atmel
文件頁數(shù): 5/60頁
文件大?。?/td> 0K
描述: IC 8051 MCU FLASH 12K 44PLCC
標準包裝: 27
系列: 89S
核心處理器: 8051
芯體尺寸: 8-位
速度: 24MHz
連通性: SPI,UART/USART
外圍設備: POR,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 12KB(12K x 8)
程序存儲器類型: 閃存
EEPROM 大小: 2K x 8
RAM 容量: 256 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-LCC(J 形引線)
包裝: 管件
13
3286P–MICRO–3/10
AT89S8253
8.1
Watchdog Control Register
The WDTCON register contains control bits for the Watchdog Timer (shown in Table 8-2).
Figure 8-1.
Software Mode – Watchdog Timer Sequence
Table 8-2.
WDTCON – Watchdog Control Register
WDTCON Address = A7H
Reset Value = 0000 0000B
Not Bit Addressable
PS2
PS1
PS0
WDIDLE
DISRTO
HWDT
WSWRST
WDTEN
Bit
7
654
321
0
Symbol
Function
PS2
PS1
PS0
Prescaler bits for the watchdog timer (WDT). When all three bits are cleared to 0, the watchdog timer has a nominal
period of 16K machine cycles, (i.e. 16 ms at a XTAL frequency of 12 MHz in normal mode or 6 MHz in x2 mode). When
all three bits are set to 1, the nominal period is 2048K machine cycles, (i.e. 2048 ms at 12 MHz clock frequency in
normal mode or 6 MHz in x2 mode).
WDIDLE
Enable/disable the Watchdog Timer in IDLE mode. When WDIDLE = 0, WDT continues to count in IDLE mode. When
WDIDLE = 1, WDT freezes while the device is in IDLE mode.
DISRTO
Enable/disable the WDT-driven Reset Out (WDT drives the RST pin). When DISRTO = 0, the RST pin is driven high
after WDT times out and the entire board is reset. When DISRTO = 1, the RST pin remains only as an input and the
WDT resets only the microcontroller internally after WDT times out.
HWDT
Hardware mode select for the WDT. When HWDT = 0, the WDT can be turned on/off by simply setting or clearing
WDTEN in the same register (this is the software mode for WDT). When HWDT = 1, the WDT has to be set by writing
the sequence 1EH/E1H to the WDTRST register (with address 0A6H) and after being set in this way, WDT cannot be
turned off except by reset, warm or cold (this is the hardware mode for WDT). To prevent the hardware WDT from
resetting the entire device, the same sequence 1EH/E1H must be written to the same WDTRST SFR before the
timeout interval.
WSWRST
Watchdog software reset bit. If HWDT = 0 (i.e. WDT is in software controlled mode), when set by software, this bit resets
WDT. After being set by software, WSWRST is reset by hardware during the next machine cycle. If HWDT = 1, this bit
has no effect, and if set by software, it will not be cleared by hardware.
WDTEN
Watchdog software enable bit. When HWDT = 0 (i.e. WDT is in software-controlled mode), this bit enables WDT when
set to 1 and disables WDT when cleared to 0 (it does not reset WDT in this case, but just freezes the existing counter
state). If HWDT = 1, this bit is READ-ONLY and reflects the status of the WDT (whether it is running or not).
WDTEN
WSWRST
HW
SW
SW Writes a 1
相關(guān)PDF資料
PDF描述
AT89S8253-24JC IC 8051 MCU FLASH 12K 44PLCC
213931-2 CONN RCPT 34POS W/CABLE HARDWARE
213932-3 M-SERIES KIT,V.35,34P,UNASSM
AT89S8253-24AI IC 8051 MCU FLASH 12K 44TQFP
AT89S8253-24AC IC 8051 MCU FLASH 12K 44TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT89S8253-24JU 功能描述:8位微控制器 -MCU 12kB Flash 256B RAM 2.7V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89S8253-24JU SL383 制造商:Atmel Corporation 功能描述:MCU 8-bit AT89 80C51 CISC 12KB Flash 3.3V/5V 44-Pin PLCC T/R
AT89S8253-24JU SL928 制造商:Atmel Corporation 功能描述:PLCC REVIS 'R' - Rail/Tube
AT89S8253-24JU@SL383 制造商:Adesto Technologies Corporation 功能描述:
AT89S8253-24PC 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT