18
3637B–PLD–1/08
ATF1504BE
Notes:
1. Peak-to-peak noise on VREF may not exceed ±2% VREF, VREF should track the variations in VCCIO.
2. VTT of transmitting device must track VREF of receiving devices.
9.
Timing Model
Table 8-7.
SSTL3-1 DC Voltage Specifications
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VCCIO
Input Source Voltage
3.0
3.3
3.6
V
REF
Input Reference Voltage
1.3
1.5
1.7
V
TT
Termination Voltage
V
REF - 0.05
1.5
V
REF + 0.05
V
VIH
Input High Voltage
VREF + 0.4
VCCIO + 0.3
V
IL
Input Low Voltage
-0.3
V
REF - 0.6
V
VOH
Output High Voltage
IOH = -8 mA, VCCIO = 3V
VCCIO - 1.1
V
VOL
Output Low Voltage
IOL = 8 mA, VCCIO = 2.3V
0.7
V
IH(DC)
Input High Voltage
V
REF + 0.18
V
CCIO + 0.3
V
VIL(DC)
Input Low Voltage
-0.3
VREF - 0.18
V
Input
Delay
t
IN
(+t
SCH)
Switch
Matrix
t
UIM
Internal Output
Enable Delay
t
IOE
Logic Array
Delay
t
LAD
Global Control
Delay
t
GLOB
Register
Control
Delay
t
LAC tIC tEN
Foldback Term
Delay
t
SEXP
Cascade Logic
Delay
t
PEXP
Fast Input
Delay
t
FIN
Register/
Combinatorial
Delays
t
SUI
t
HI
t
PRE
t
CLR
t
RD
t
COMB
t
FSUI
t
FHI
Output
Delay
t
OD1
(+t
SSO)
t
XZ
t
ZX1
t
ZX2
(+SSTL2-1_OAD)
(+SSTL3-1_OAD)
I/O
Delay
t
IO
(+t
SCH)
(+SSTL2-1_IAD)
(+SSTL3-1_IAD)