參數(shù)資料
型號: ATF16V8B-10PC
廠商: Atmel
文件頁數(shù): 5/26頁
文件大?。?/td> 0K
描述: IC PLD 8CELL 10NS 20DIP
標(biāo)準(zhǔn)包裝: 18
系列: 16V8
可編程類型: EE PLD
宏單元數(shù): 8
輸入電壓: 5V
速度: 10ns
安裝類型: 通孔
封裝/外殼: 20-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 20-PDIP
包裝: 管件
產(chǎn)品目錄頁面: 610 (CN2011-ZH PDF)
13
7707F–AVR–11/10
AT90USB82/162
Figure 4-4.
The Parallel Instruction Fetches and Instruction Executions
Figure 4-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU
operation using two register operands is executed, and the result is stored back to the destina-
tion register.
Figure 4-5.
Single Cycle ALU Operation
4.8
Reset and Interrupt Handling
The AVR provides several different interrupt sources. These interrupts and the separate Reset
Vector each have a separate program vector in the program memory space. All interrupts are
assigned individual enable bits which must be written logic one together with the Global Interrupt
Enable bit in the Status Register in order to enable the interrupt. Depending on the Program
Counter value, interrupts may be automatically disabled when Boot Lock bits BLB02 or BLB12
are programmed. This feature improves software security. See the section “Memory Program-
The lowest addresses in the program memory space are by default defined as the Reset and
Interrupt Vectors. The complete list of vectors is shown in “Interrupts” on page 63. The list also
determines the priority levels of the different interrupts. The lower the address the higher is the
priority level. RESET has the highest priority, and next is INT0 – the External Interrupt Request
0. The Interrupt Vectors can be moved to the start of the Boot Flash section by setting the IVSEL
bit in the MCU Control Register (MCUCR). Refer to “Interrupts” on page 63 for more information.
The Reset Vector can also be moved to the start of the Boot Flash section by programming the
When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are dis-
abled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled
interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a
Return from Interrupt instruction – RETI – is executed.
clk
1st Instruction Fetch
1st Instruction Execute
2nd Instruction Fetch
2nd Instruction Execute
3rd Instruction Fetch
3rd Instruction Execute
4th Instruction Fetch
T1
T2
T3
T4
CPU
Total Execution Time
Register Operands Fetch
ALU Operation Execute
Result Write Back
T1
T2
T3
T4
clk
CPU
相關(guān)PDF資料
PDF描述
ATF16V8B-10JC IC PLD 8CELL 10NS 20PLCC
ATF16LV8C-10SC IC PLD EE 15NS 20-SOIC
1-84952-4 CONN FPC 14POS 1.00MM R/A SMD
AMC65DREF-S734 CONN EDGECARD 130PS .100 EYELET
ABC65DRAI-S734 CONN EDGECARD 130PS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF16V8B-10PI 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 10NS 250 GTE EPLD 5V GRN 10NS IND TEMP RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項(xiàng)數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-20
ATF16V8B-10SC 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 10NS250 GATES 20 PIN5V - 10NS RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項(xiàng)數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-20
ATF16V8B-10SI 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 10NS 250 GATES EPLD 10NS IND TEMP RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項(xiàng)數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-20
ATF16V8B-10XC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD
ATF16V8B-10XI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD