參數(shù)資料
型號(hào): ATF16V8CZ-15XU
廠商: Atmel
文件頁(yè)數(shù): 2/26頁(yè)
文件大?。?/td> 0K
描述: IC PLD 15NS 20TSSOP
標(biāo)準(zhǔn)包裝: 74
系列: 16V8
可編程類型: EE PLD
宏單元數(shù): 8
輸入電壓: 5V
速度: 15ns
安裝類型: 表面貼裝
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 20-TSSOP
包裝: 管件
10
0453H–PLD–7/05
ATF16V8CZ
8.
Macrocell Configuration
Software compilers support the three different OMC modes as different device types. These
device types are listed in the table below. Most compilers have the ability to automatically select
the device type, generally based on the register usage and output enable (OE) usage. Register
usage on the device forces the software to choose the registered mode. All combinatorial out-
puts with OE controlled by the product term will force the software to choose the complex mode.
The software will choose the simple mode only when all outputs are dedicated combinatorial
without OE control. The different device types listed in the table can be used to override the
automatic device selection by the software. For further details, refer to the compiler software
manuals.
When using compiler software to configure the device, the user must pay special attention to the
following restrictions in each mode.
In registered mode pin 1 and pin 11 are permanently configured as clock and output enable,
respectively. These pins cannot be configured as dedicated inputs in the registered mode.
In complex mode pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin
19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have
the feedback option in this mode.
In simple mode all feedback paths of the output pins are routed via the adjacent pins. In doing
so, the two inner most pins (pins 15 and 16) will not have the feedback option as these pins are
always configured as dedicated combinatorial output.
8.1
ATF16V8CZ Registered Mode
PAL Device Emulation/PAL Replacement. The registered mode is used if one or more regis-
ters are required. Each macrocell can be configured as either a registered or combinatorial
output or I/O, or as an input. For a registered output or I/O, the output is enabled by the OE pin,
and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term.
For a combinatorial output or I/O, the output enable is controlled by a product term, and seven
product terms are allocated to the sum term. When the macrocell is configured as an input, the
output enable is permanently disabled.
Any register usage will make the compiler select this mode. The following registered devices can
be emulated using this mode:
16R8
16RP8
16R6
16RP6
16R4
16RP4
相關(guān)PDF資料
PDF描述
P1022NXN2LFB IC MPU 1067MHZ 689TEPBGA
HMC18DTEF CONN EDGECARD 36POS .100 EYELET
MPC8271CVRTIEA IC MPU POWERQUICC II 516-PBGA
GSC60DTEN CONN EDGECARD 120POS .100 EYELET
GSC60DTEH CONN EDGECARD 120POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF20135 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | SOT-173VAR
ATF20LV8C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
ATF20LV8CZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
ATF20V8B 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE PLD
ATF20V8B/BQ/BQL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATF20V8B/BQ/BQL [Updated 4/01. 18 Pages] 300 gate electrically erasable PLD. 24 pins