- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4115 > ATF22V10CZ-15XC (Atmel)IC PLD 15NS 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | ATF22V10CZ-15XC |
| 廠商： | Atmel |
| 文件頁數(shù)： | 15/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD 15NS 24TSSOP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 系列： | 22V10 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 10 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | ATF22V10CZ15XC |
5
0778L–PLD–8/10
Atmel ATF22V10C(Q)Z
4.4
Input Test Waveforms
4.4.1
Input Test Waveforms and Measurement Levels
4.4.2
Output Test Loads
Note:
Similar competitors devices are specified with slightly different loads. These load differences may affect output signals’
delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification
conditions.
4.5
Pin Capacitance
Table 4-1.
Pin Capacitance (f = 1MHz,T=25C(1)
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested
4.6
Power-up Reset
The registers in the Atmel ATF22V10CZ/CQZ are designed to reset during power-up. At a point delayed slightly
from V
CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the
buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic and start below 0.7V
2.
The clock must remain stable during T
PR
3.
After T
PR occurs, all input and feedback setup times must be met before driving the clock pin high
4.7
Preload of Register Outputs
The ATF22V10CZ/CQZ’s registers are provided with circuitry to allow loading of each register with either a high or
a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
Typ
Max
Units
Conditions
C
IN
810
pF
V
IN = 0V; f = 1.0MHz
C
I/O
810
pF
V
OUT = 0V; f = 1.0MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF22V10CZ-15SI | IC PLD EE 15NS 24-SOIC |
| ATF22V10CZ-15PI | IC PLD 15NS 24DIP |
| ATF22V10CZ-15JI | IC PLD 15NS 28PLCC |
| IDT7133SA55JI8 | IC SRAM 32KBIT 55NS 68PLCC |
| IDT71V321L25JG8 | IC SRAM 16KBIT 25NS 52PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF22V10CZ-15XI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF2500C | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ATF2500C CPLD Family Datasheet |
| ATF2500C_08 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ATF2500C CPLD Family Datasheet |
| ATF2500C-10JC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 2500 Gate RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF2500C-15JC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 2500 GATE 24 MACRO STD PWR 5V-15NS RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。