參數(shù)資料
型號(hào): B9948CA
英文描述: TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC
中文描述: 第十二章分布式輸出時(shí)鐘驅(qū)動(dòng)器| TQFP封裝| 32腳|塑料
文件頁(yè)數(shù): 2/6頁(yè)
文件大?。?/td> 60K
代理商: B9948CA
B9948
Document #: 38-07079 Rev. *B
Page 2 of 6
Note:
1.
PD = Internal Pull-Down, PU = Internal Pull-Up.
Output Enable/ Disable
The B9948 features a control input to enable or disable the
outputs. This data is latched on the falling edge of the input
clock. When SYNC_OE is asserted LOW, the outputs are dis-
abled in a LOW state. When SYNC_OE is set HIGH, the out-
puts are enabled as shown in
Figure 1
.
Figure 1. SYNC_OE Timing Diagram
Pin Description
[1]
Pin
Name
PWR
I/O
Description
3
PECL_CLK
I, PU
PECL Input Clock
4
PECL_CLK#
I, PD
PECL Input Clock
2
TCLK
I, PU
External Reference/Test Clock Input
9, 11, 13, 15, 17,
19, 21, 23, 25, 27,
29, 31
Q(11:0)
VDDC
O
Clock Outputs
1
TCLK_SEL
I, PU
Clock Select Input. When LOW, PECL clock is selected and
when HIGH TCLK is selected.
5
SYNC_OE
I, PU
Output Enable Input. When asserted HIGH, the outputs are
enabled and when set LOW the outputs are disabled in a LOW
state.
6
TS#
I, PU
Three-state Control Input. When asserted LOW, the output
buffers are three-stated. When set HIGH, the output buffers
are enabled.
10, 14, 18, 22, 26,
30
VDDC
3.3V Power Supply for Output Clock Buffers
7
VDD
3.3V Power Supply
8, 12, 16, 20, 24,
28, 32
VSS
Common Ground
TCLK
SYNC_OE
Q
相關(guān)PDF資料
PDF描述
B9948 3.3V, 160-MHz, 1:12 Clock Distribution Buffer
B9APCB SOCKET VALVE PCB 9 PIN
BA00
BA05
BA06
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
B9948L 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer
B9948LAA 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer
B9949 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 160-MHz 1:15 Clock Distribution Buffer
B9949CA 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 160-MHz 1:15 Clock Distribution Buffer
B9951 制造商:Thomas & Betts 功能描述:KINDORF B