- 您現在的位置：買賣IC網 > PDF目錄223461 > BU-61703G4-162Q (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 PDF資料下載
參數資料
| 型號： | BU-61703G4-162Q |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| 封裝： | 1 X 1 INCH, GULL WING, PACKAGE-72 |
| 文件頁數： | 51/52頁 |
| 文件大?。?/td> | 367K |
| 代理商： | BU-61703G4-162Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁
8
is asserted as a low output level following any detect-
ed error in a received message, except for an error in the com-
mand word. If an error is detected in a received command word,
the rest of the message will be ignored.
If
and/or
have been asserted (low), they will
be cleared to logic "1" following receipt of a subsequent valid com-
mand word.
LOOPBACK TEST
The BU-61703/5 performs a loopback self-test at the end of each
non-broadcast message processed. The loopback test consists of
the following verifications: (1) The received version of every trans-
mitted word is verified for validity (encoding, bit count, parity) and
correct sync type; and (2) The received version of the last trans-
mitted word is verified by means of a bit-by-bit comparison to the
transmitted version of this word. If there is a transmitter timeout
(660.5 s) and/or if the loopback test fails for one or more trans-
mitted words, the Terminal flag status word bit will be set in
response to the next non-broadcast message.
Note that the setting of the Terminal flag status bit following a loop
test failure may be disabled by means of the Auto-Config feature;
i.e., by setting Auto-Config bit 4 to logic "0".
STATUS WORD
The Broadcast Command Received bit is formulated internally by
the SSRT. The Message Error Status bit will be set if the current
command is a Transmit Status Word or Transmit Last Command
mode command if there was an error in the data portion of the pre-
vious receive message. Message Error will also be set if
has been sampled low by the SSRT for the current message.
,
, and
(Subsystem Flag)
will be sampled from their respective Status input pins approxi-
mately 2 s following the mid-parity bit zero crossing of the
received Command Word. This time is 400 ns maximum following
after the L_BRO,
, SA4-0, and WC/MC/CWC4-0 outputs have
been presented valid.
R
/
T
SSFLAG
BUSY
SRV_RQST
ILLEGAL
FAIL
_
HS
ERR
_
MSG
ERR
_
MSG
PROTOCOL SELF-TEST
The SSRT includes a comprehensive, autonomous off-line self-
test of its internal protocol logic. The test includes a comprehen-
sive test of all registers, Manchester encoder and decoders, trans-
mitter failsafe timer, protocol logic, and the internal FIFO.
This test is completed in approximately 32,000 clock cycles. That
is, about 1.6 ms with a 20 MHz clock, 2.0 ms at 16 MHz, 2.7 ms
at 12 MHz, and 3.2 ms at 10 MHz. While the SSRT is performing
its off-line self-test, it will ignore (and therefore not respond to) all
messages received from the 1553 bus.
Unless disabled by means of the SSRT's Auto-Config feature, the
protocol self-test will be performed following the SSRT's power
turn-on (i.e., when
is released high). If the Auto-Config
feature is used and Auto-Config bit 5 is set to logic "0", then a fail-
ure of the protocol self-test following power turn-on will result in the
SSRT not going online. If bit 5 is set to logic "0" and the protocol
self-test passes following power turn-on, the SSRT will go online.
The protocol self-test will also be performed following receipt of an
Initiate self-test mode command from the 1553 bus. If an Initiate
self-test mode command is received by the SSRT, and Auto-
Config bit 5 is set to logic "0", then a failure of the protocol self-test
following will result in the SSRT going offline.
If the protocol self-test fails: (1) the Terminal Flag bit will be set to
logic "1" in the SSRT status word; (2) bit 8 in the SSRT's BIT word,
BIT Test Fail, will be set to logic "1"; (3) the SSRT's
out-
put will be asserted to logic "0".
RTFAIL
MSTCLR
相關PDF資料 |
PDF描述 |
|---|---|
| BU-61703G4-162S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61703G4-172K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61703G4-172Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61703G4-172S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61703G4-172W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| BU-61705 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Simple System RT |
| BU-61740B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61743 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61743F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61743F3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。