參數(shù)資料
型號: BUF20820AIDCPR
廠商: Texas Instruments
文件頁數(shù): 26/29頁
文件大?。?/td> 0K
描述: IC 18CH PROG V-REF GEN 38-HTSSOP
標(biāo)準(zhǔn)包裝: 1
應(yīng)用: TFT-LCD 面板:伽瑪緩沖器,VCOM 驅(qū)動(dòng)器
輸出類型: 滿擺幅
電路數(shù): 18
電流 - 電源: 18mA
電流 - 輸出 / 通道: 100mA
電壓 - 電源,單路/雙路(±): 7 V ~ 18 V
安裝類型: 表面貼裝
封裝/外殼: 38-TFSOP (0.173",4.40mm 寬)裸露焊盤
供應(yīng)商設(shè)備封裝: 38-HTSSOP
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 296-19400-6
BUF20820
SBOS330E DECEMBER 2005 REVISED OCTOBER 2008
www.ti.com
6
APPLICATIONS INFORMATION
The BUF20820 programmable voltage reference allows
fast and easy adjustment of 18 programmable reference
outputs and two channels for VCOM adjustment, each with
10-bit resolution. It allows very simple, time-efficient
adjustment of the gamma reference and VCOM voltages.
The BUF20820 is programmed through a high-speed,
standard, two-wire interface. The BUF20820 features a
double-register structure for each DAC channel to simplify
the implementation of dynamic gamma control. This
design allows pre-loading of register data and rapid
updating of all channels simultaneously.
Buffers 19 are able to swing to within 200mV of the
positive supply rail, and to within 0.6V of the negative
supply rail. Buffers 1018 are able to swing to within 0.8V
of the positive supply rail and to within 200mV of the
negative supply rail.
The BUF20820 can be powered using an analog supply
voltage from 7V to 18V, and a digital supply from 2V to
5.5V. The digital supply must be applied prior to or
simultaneously with the analog supply to avoid excessive
current and power consumption; damage to the device
may occur if it is left connected only to the analog supply
for extended periods of time. Figure 7 shows the power
supply timing requirements.
V
SD
GND
D
V
S
GND
Digital Supply:
Analog Supply:
t
1: 0s minimum delay between Digital Supply and Analog Supply.
t
1
Figure 7. Power Supply Timing Requirements
Figure 8 shows the BUF20820 in a typical configuration.
In this configuration, the BUF20820 device address is 74h.
The output of each digital-to-analog converter (DAC) is
immediately updated as soon as data are received in the
corresponding register (LD = 0). For maximum dynamic
range, set VREFH = VS 0.2V and VREFL = GND + 0.2V.
TWO-WIRE BUS OVERVIEW
The BUF20820 communicates through an industry-
standard, two-wire interface to receive data in slave mode.
This standard uses a two-wire, open-drain interface that
supports multiple devices on a single bus. Bus lines are
driven to a logic low level only. The device that initiates the
communication is called a master, and the devices
controlled by the master are slaves. The master generates
the serial clock on the clock signal line (SCL), controls the
bus access, and generates the START and STOP
conditions.
To address a specific device, the master initiates a START
condition by pulling the data signal line (SDA) from a HIGH
to a LOW logic level while SCL is HIGH. All slaves on the
bus shift in the slave address byte, with the last bit
indicating whether a read or write operation is intended.
During the 9th clock pulse, the slave being addressed
responds to the master by generating an Acknowledge
and pulling SDA LOW.
Data transfer is then initiated and eight bits of data are sent
followed by an Acknowledge Bit. During data transfer,
SDA must remain stable while SCL is HIGH. Any change
in SDA while SCL is HIGH will be interpreted as a START
or STOP condition.
Once all data have been transferred, the master generates
a STOP condition indicated by pulling SDA from LOW to
HIGH while SCL is HIGH.
The BUF20820 can act only as a slave device; therefore,
it never drives SCL. SCL is only an input for the BUF20820.
Table 1 and Table 2 summarize the address and
command codes, respectively, for the BUF20820.
ADDRESSING THE BUF20820
The address of the BUF20820 is 111010x, where x is the
state of the A0 pin. When the A0 pin is LOW, the device will
acknowledge on address 74h (1110100). If the A0 pin is
HIGH, the device will acknowledge on address 75h
(1110101).
Other valid addresses are possible through a simple mask
change. Contact your TI representative for information.
Table 1. Quick-Reference Table of BUF20820
Addresses
DEVICE/COMPONENT
ADDRESS
BUF20820 Address:
A0 pin is LOW
(device will acknowledge on address 74h)
1110100
A0 pin is HIGH
(device will acknowledge on address 75h)
1110101
Table 2. Quick-Reference Table of Command
Codes
COMMAND
CODE
General Call Reset
Address byte of 00h followed by a data byte
of 06h.
High-Speed Mode
00001xxx, with SCL
≤ 400kHz; where xxx
are bits unique to the Hs-capable master.
This byte is called the Hs master code.
相關(guān)PDF資料
PDF描述
AD5544BCPZ-RL7 IC DAC 16BIT SER QUAD 32-LFCSP
AD7245AQ IC DAC 12BIT W/REF 24-CDIP
AD7225LPZ-REEL IC DAC 8BIT QUAD W/AMP 28-PLCC
AD558KP IC DAC 8BIT 5-15V IN MONO 20PLCC
VI-2WW-IV-F2 CONVERTER MOD DC/DC 5.5V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BUF20820AIDCPRE4 功能描述:LCD Gamma緩沖器 18-Ch Vltg Generator w/2 Prog VCOM Chs RoHS:否 制造商:Maxim Integrated 輸入補(bǔ)償電壓: 轉(zhuǎn)換速度: 電源電壓-最大:20 V 電源電壓-最小:9 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-38 封裝:Tube
BUF20820EVM 功能描述:放大器 IC 開發(fā)工具 BUF20800-BUF20820 Eval Mod RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類型:Power Amplifiers 工具用于評估:IR4302 工作電源電壓:13 V to 23 V
BUF22821 制造商:TI 制造商全稱:Texas Instruments 功能描述:Programmable Gamma-Voltage Generator and VCOM Calibrator with Integrated Two-Bank Memory
BUF22821AIDCPR 功能描述:LCD Gamma緩沖器 Prgrmbl Gam-Vltg Gen & Vcom Calibrator RoHS:否 制造商:Maxim Integrated 輸入補(bǔ)償電壓: 轉(zhuǎn)換速度: 電源電壓-最大:20 V 電源電壓-最小:9 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-38 封裝:Tube
BUF22821EVM 功能描述:放大器 IC 開發(fā)工具 BUF22821EVM Eval Mod RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類型:Power Amplifiers 工具用于評估:IR4302 工作電源電壓:13 V to 23 V