- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9805CYB Quad line receivers PDF資料下載
參數(shù)資料
| 型號： | C9805CYB |
| 英文描述： | Quad line receivers |
| 中文描述： | CPU系統(tǒng)時鐘發(fā)生器 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大小： | 102K |
| 代理商： | C9805CYB |
C9805
Low EMI Clock Generator for Pentium
II CPU Systems with Power Management
Approved Product
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
http://www.imicorp.com
Rev 1.5
9/2/1999
Page 7 of 10
AC Parameters
Characteristic
Output Duty Cycle
Symbol
Min
45
Typ
50
Max
Units
Conditions
Measured at 1.5V for 3.3 Volt VDD
clocks and 1.25V for 2.5V VDD clocks
-
55
%
SKEW PERFORMANCE
-
-
-
CPU to CPU Skew
CPU/2 to CPU/2 Skew
IOAPIC to IOAPIC Skew
tSKEW
cc
tSKEW
cc2
tSKEW
II
0
0
0
175
175
250
pS
pS
pS
CPU load = 20 pF, measured at 1.25V
CPU/2 load 20 pF,measured at 1.25V
IOAPIC load = 20 pF, measured at
1.25V
3V66 load = 30 pF, measured at 1.5V
PCI load = 30 pF measured at 1.5V
3V66 to 3V66 Skew
PCI to PCI Skew
tSKEW
AA
tSKEW
PP
0
0
-
-
250
500
pS
pS
CLOCK OFFSETS
-
CPU to 3V66 Offset
tOFF
CA
0
1.5
nS
CPU load = 20 pF, 3V66 load = 30 pF
measured at 1.25V, 3V66 = 1.5V
(CPU leads)
3V66 load = 20 pF, PCI load = 30 pF
measured at 1.5V
3V66 to PCI Offset
tOFF
CP
1.5
-
4.0
nS
CPU to PCI
CPU to IOAPIC Offset
1.5
1.5
5.5
4.0
tOFF
CL
-
nS
CPU load = 20 pF, IOAPIC load = 20
pF measured at 1.25V (CPU leads)
JITTER PERFORMANCE
-
Period Adjacent Cycles
CPU, CPU/2 and IOAPIC
Period Adjacent Cycles
48M, 3V66, PCI and REF
P
-
+250
pS
P
-
-
+ 500
pS
VDD = VDDP=VDDF =VDDR =3.3V
±
5
%, VDDC, & VDDI = 2.5V
±
5
%, TA = 0oC to +70oC
Buffer Characteristics for CPU(0:3), IOAPIC (0:2), and CPU/2 (0,1)
Characteristic
Pull-Up Current Min
Pull-Up Current Max
Pull-Down Current Min
Pull-Down Current Max
Rise Time Min
Between 0.4 V and 2.0 V
Fall Time Max
Between 0.4 V and 2.0 V
Dynamic Output Impedance
Symbol
IOH
min
IOH
max
IOL
min
IOL
max
TR
min
Min
-27
Typ
Max
Units
mA
mA
mA
mA
Conditions
-
-
-
-
-
-
Vout = 1.0 V
Vout = 2.375 V
Vout = 1.2 V
Vout = 0.3 V
20 pF Load
-
-27
-
27
-
27
-
0.4
ns
TRF
max
-
1.6
ns
20 pF Load
Z
O
-
Ohms
VDD = VDDP=VDDF =VDDR =3.3V
±
5
%, VDDC, & VDDI =2.5V
±
5
%,, TA = 0oC to +70oC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9811X2AYB | Up to 5A ULDO linear regulator |
| C9812DYB | Up to 5A ULDO linear regulator |
| C9815DY | Up to 5A ULDO linear regulator |
| C9821GQ | Up to 5A ULDO linear regulator |
| C9822EQ | Up to 5A ULDO linear regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9807-832-4 | 制造商:TINNERMAN 功能描述: |
| C980EFN-CTN | 制造商:Thomas & Betts 功能描述:3/4" FSE 1-GANG WP BOX 18 CU IN-CAN |
| C980FFN-CTN | 制造商:Thomas & Betts 功能描述:1" FSE 1-GANG WP BOX 18 CU IN-CAN |
| C9811X2AYB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C9812 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low EMI Clock Generator for Intel 810E Chipset Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。