參數(shù)資料
型號: CA3130MZ96
廠商: Intersil
文件頁數(shù): 4/17頁
文件大小: 0K
描述: IC OP AMP 15MHZ BIMOS 8-SOIC
標(biāo)準(zhǔn)包裝: 1
放大器類型: 通用
電路數(shù): 1
轉(zhuǎn)換速率: 30 V/µs
增益帶寬積: 15MHz
電流 - 輸入偏壓: 5pA
電壓 - 輸入偏移: 8000µV
電流 - 電源: 10mA
電流 - 輸出 / 通道: 45mA
電壓 - 電源,單路/雙路(±): 5 V ~ 16 V,±2.5 V ~ 8 V
工作溫度: -55°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: CA3130MZ96DKR
12
Error-Amplifier in Regulated-Power Supplies
The CA3130 is an ideal choice for error-amplifier service in
regulated power supplies since it can function as an error-
amplifier when the regulated output voltage is required to
approach zero. Figure 13 shows the schematic diagram of a
40mA power supply capable of providing regulated output
voltage by continuous adjustment over the range from 0V to
13V. Q3 and Q4 in lC2 (a CA3086 transistor-array lC)
function as zeners to provide supply-voltage for the CA3130
comparator (IC1). Q1, Q2, and Q5 in IC2 are configured as a
low impedance, temperature-compensated source of
adjustable reference voltage for the error amplifier.
Transistors Q1, Q2, Q3, and Q4 in lC3 (another CA3086
transistor-array lC) are connected in parallel as the series-
pass element. Transistor Q5 in lC3 functions as a current-
limiting device by diverting base drive from the series-pass
transistors, in accordance with the adjustment of resistor R2.
Figure 14 contains the schematic diagram of a regulated
power-supply capable of providing regulated output voltage
by continuous adjustment over the range from 0.1V to 50V
and currents up to 1A. The error amplifier (lC1) and circuitry
associated with lC2 function as previously described,
although the output of lC1 is boosted by a discrete transistor
(Q4) to provide adequate base drive for the Darlington-
connected series-pass transistors Q1, Q2. Transistor Q3
functions in the previously described current-limiting circuit.
Multivibrators
The exceptionally high input resistance presented by the
CA3130 is an attractive feature for multivibrator circuit design
because it permits the use of timing circuits with high R/C
ratios. The circuit diagram of a pulse generator (astable
multivibrator), with provisions for independent control of the
“on” and “off” periods, is shown in Figure 15. Resistors R1
and R2 are used to bias the CA3130 to the mid-point of the
supply-voltage and R3 is the feedback resistor. The pulse
repetition rate is selected by positioning S1 to the desired
position and the rate remains essentially constant when the
resistors which determine “on-period” and “off-period” are
adjusted.
Function Generator
Figure 16 contains a schematic diagram of a function
generator using the CA3130 in the integrator and threshold
detector functions. This circuit generates a triangular or
square-wave output that can be swept over a 1,000,000:1
range (0.1Hz to 100kHz) by means of a single control, R1. A
voltage-control input is also available for remote sweep-
control.
FIGURE 14. VOLTAGE REGULATOR CIRCUIT (0.1V TO 50V AT 1A)
6
2
3
1
8
7
4
4.3k
1
+
-
43k
100
F
ERROR
AMPLIFIER
IC1
VOLTAGE
ADJUST
14
13
100
F
+55V
INPUT
2.2k
+
-
IC2
CA3086
10, 11
Q4
Q1
Q2
6
REGULATION (NO LOAD TO FULL LOAD): <0.005%
INPUT REGULATION: 0.01%/V
HUM AND NOISE OUTPUT: <250
VRMS UP TO 100kHz
+
-
+
-
CA3130
+
-
+
-
1W
3.3k
1W
5
F
9
8, 7
Q3
1, 2
3
5
4
1k
62k
Q5
12
10k
Q2
Q1
50k
Q3
1k
2N3055
2N2102
CURRENT
LIMIT
ADJUST
2N5294
2N2102
Q4
1000pF
10k
8.2k
OUTPUT:
0.1 TO 50V
AT 1A
CA3130, CA3130A
相關(guān)PDF資料
PDF描述
77313-818-04 HDR STR DR .100 DP
3429-5503 CONN HEADER 26PS R/A SHORT LATCH
77315-118-04 HDR RA SR.100 GDP
SMH101-LPSE-D13-SP-BK CONN HEADER 26POS 1MM DL AU SMD
77315-418-07 CONN HEADER .100 1ROW R/A 7POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CA3130S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
CA3130S3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
CA3130SX 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述:
CA3130T 制造商:RCA 功能描述:
CA3138 制造商:GESS 制造商全稱:GESS 功能描述:High-Current, High-Beta N-P-N Transistor Arrays