參數(shù)資料
型號: CA3130MZ96
廠商: Intersil
文件頁數(shù): 9/17頁
文件大?。?/td> 0K
描述: IC OP AMP 15MHZ BIMOS 8-SOIC
標(biāo)準(zhǔn)包裝: 1
放大器類型: 通用
電路數(shù): 1
轉(zhuǎn)換速率: 30 V/µs
增益帶寬積: 15MHz
電流 - 輸入偏壓: 5pA
電壓 - 輸入偏移: 8000µV
電流 - 電源: 10mA
電流 - 輸出 / 通道: 45mA
電壓 - 電源,單路/雙路(±): 5 V ~ 16 V,±2.5 V ~ 8 V
工作溫度: -55°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: CA3130MZ96DKR
17
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
CA3130, CA3130A
Small Outline Plastic Packages (SOIC)
INDEX
AREA
E
D
N
12
3
-B-
0.25(0.010)
C A
M
BS
e
-A-
L
B
M
-C-
A1
A
SEATING PLANE
0.10(0.004)
h x 45°
C
H
0.25(0.010)
B
M
α
NOTES:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Inter-
lead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater
above the seating plane, shall not exceed a maximum value of
0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact.
M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
SYMBOL
INCHES
MILLIMETERS
NOTES
MIN
MAX
MIN
MAX
A
0.0532
0.0688
1.35
1.75
-
A1
0.0040
0.0098
0.10
0.25
-
B
0.013
0.020
0.33
0.51
9
C
0.0075
0.0098
0.19
0.25
-
D
0.1890
0.1968
4.80
5.00
3
E
0.1497
0.1574
3.80
4.00
4
e
0.050 BSC
1.27 BSC
-
H
0.2284
0.2440
5.80
6.20
-
h
0.0099
0.0196
0.25
0.50
5
L
0.016
0.050
0.40
1.27
6
N8
8
7
α
-
Rev. 1 6/05
相關(guān)PDF資料
PDF描述
77313-818-04 HDR STR DR .100 DP
3429-5503 CONN HEADER 26PS R/A SHORT LATCH
77315-118-04 HDR RA SR.100 GDP
SMH101-LPSE-D13-SP-BK CONN HEADER 26POS 1MM DL AU SMD
77315-418-07 CONN HEADER .100 1ROW R/A 7POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CA3130S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
CA3130S3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier
CA3130SX 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述:
CA3130T 制造商:RCA 功能描述:
CA3138 制造商:GESS 制造商全稱:GESS 功能描述:High-Current, High-Beta N-P-N Transistor Arrays