- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366673 > CAT1023 Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset and Watchdog Timer Monitors WDI pin. Active High & Low Reset PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1023 |
| 英文描述： | Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset and Watchdog Timer Monitors WDI pin. Active High & Low Reset |
| 中文描述： | 監(jiān)控電路與I2C串行2K的CMOS EEPROM中。手動(dòng)復(fù)位和看門狗定時(shí)器監(jiān)視器威迪亞針。主動(dòng)式高 |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大?。?/td> | 114K |
| 代理商： | CAT1023 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
10
CAT1026, CAT1027
Preliminary Information
Doc. No. 3010, Rev. G
ACKNOWLEDGE
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT1026 and CAT1027 respond with an
acknowledge after receiving a START condition and its
slave address. If the device has been selected along
with a write operation, it responds with an acknowledge
after receiving each 8-bit byte.
When the CAT1026 and CAT1027 begin a READ mode
it transmits 8 bits of data, releases the SDA line and
monitors the line for an acknowledge. Once it receives
this acknowledge, the CAT1026 and CAT1027 will
continue to transmit data. If no acknowledge is sent by
the Master, the device terminates data transmission and
waits for a STOP condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/
W
bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends a 8-bit
address that is to be written into the address pointers of
the device. After receiving another acknowledge from the
Slave, the Master device transmits the data to be written
into the addressed memory location. The CAT1026 and
CAT1027 acknowledge once more and the Master
generates the STOP condition. At this time, the device
begins an internal programming cycle to non-volatile
memory. While the cycle is in progress, the device will not
respond to any request from the Master device.
Figure 8. Slave Address Bits
Default Configuration
1
0
1
0
0
0
0
R/W
START BIT
SDA
STOP BIT
SCL
Figure 6. Start/Stop Timing
ACKNOWLEDGE
1
START
SCL FROM
MASTER
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 7. Acknowledge Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1024 | Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset |
| CAT1025 | Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset. WP Pin. Active High & Low Reset |
| CAT1027 | Dual Voltage Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Auxiliary Voltage Monitor. Watchdog Monitors WDI Pin |
| CAT104AC | 12-Bit Digital-to-Analog Converter |
| CAT104ACI | Converter IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1023JE-25TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1023JE-28TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1023JE-30TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1023JE-42TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1023JE-45TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。