參數(shù)資料
型號: CAT1023
英文描述: Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset and Watchdog Timer Monitors WDI pin. Active High & Low Reset
中文描述: 監(jiān)控電路與I2C串行2K的CMOS EEPROM中。手動復(fù)位和看門狗定時器監(jiān)視器威迪亞針。主動式高
文件頁數(shù): 13/17頁
文件大?。?/td> 114K
代理商: CAT1023
13
Preliminary Information
CAT1026, CAT1027
Doc No. 3010, Rev. G
Immediate/Current Address Read
The CAT1026 and CAT1027 address counter contains
the address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE access
was to address N, the READ immediately following
would access data from address N + 1. For N = E = 255,
the counter will wrap around to zero and continue to
clock out valid data. After the CAT1026 and CAT1027
receive a slave address (with the R/
W
bit set t o one), an
acknowledge is issued, and the requested 8-bit byte is
transmitted. The master device does not send an
acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
dummy
write operation by sending the START condition,
slave address and byte addresses of the location it
wishes to read. After the CAT1026 and CAT1027
acknowledge, the Master device sends the START
condition and the slave address again, this time with the
R/
W
bit set to one. The CAT1026 and CAT1027 then
respond with an acknowledge and sends the 8-bit byte
requested. The master device does not send an
acknowledge but will generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1026 and CAT1027 send the
inital 8-bit byte requested, the Master responds with an
acknowledge which tells the device it requires more
data. The CAT1026 and CAT1027 will continue to output
an 8-bit byte for each acknowledge, thus sending the
STOP condition.
The data being transmitted from the CAT1026 and
CAT1027 is sent sequentially with the data from address
N followed by data from address N+1. The READ
operation address counter increments all of the CAT1026
and CAT1027 address bits so that the entire memory
array can be read during one operation.
SLAVE
ADDRESS
S
A
C
K
N
O
A
C
K
S
T
O
P
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE
ADDRESS (n)
S
A
C
K
DATA n
SLAVE
ADDRESS
A
C
K
S
T
A
R
T
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+x
DATA n
A
C
K
A
C
K
DATA n+1
A
C
K
S
T
O
P
N
O
A
C
K
DATA n+2
A
C
K
P
SLAVE
ADDRESS
Figure 12. Selective Read Timing
Figure 13. Sequential Read Timing
相關(guān)PDF資料
PDF描述
CAT1024 Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset
CAT1025 Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Manual Reset. WP Pin. Active High & Low Reset
CAT1027 Dual Voltage Supervisory Circuit with I2C Serial 2K CMOS EEPROM. Auxiliary Voltage Monitor. Watchdog Monitors WDI Pin
CAT104AC 12-Bit Digital-to-Analog Converter
CAT104ACI Converter IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT1023JE-25TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1023JE-28TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1023JE-30TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1023JE-42TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1023JE-45TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer