參數(shù)資料
型號： CBTL12131ET
廠商： NXP SEMICONDUCTORS
元件分類： 模擬信號調理
英文描述： DisplayPort multiplexer for bidirectional video in all-in-one computer systems
中文描述： SPECIALTY ANALOG CIRCUIT, PBGA64
封裝： 6 X 6 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-195, SOT543-1, TFBGA-64
文件頁數(shù)： 2/28頁
文件大?。?/td> 215K
代理商： CBTL12131ET
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
CBT
L
1
2131
Al
li
n
for
m
at
ion
pr
ovi
ded
in
this
do
cum
ent
i
s
sub
jec
tto
leg
a
ld
is
c
la
im
er
s.
NXP
B
.V
.201
1.
Al
lr
ig
h
ts
re
s
e
rv
ed.
Produ
ct
d
a
ta
sheet
Rev
.1
—
25
F
e
bru
a
ry
201
1
10
o
f28
N
X
P
Semi
conductor
s
CBTL12131
Display
P
ort
multiplex
e
rf
o
rbidirec
tiona
lvide
o
[1]
Remark: Signal ordering between Port B and Port D is inverted in order to achieve proper signal-to-pin mapping in accordance with sink side status of connector at Port B.
Table 4.
Main Link signal mappings
Legend: high-Z = isolating, high-impedance; ACT = active, low-impedance; EQ = active, equalized/re-driven.
Inputs
Channels
Comment (all other ports
shall be mutually isolated)
PATH_SEL HPD_B_FLT
Port C - Port D
Port A - Port B
Port B - Port D[1]
00
ML_C_0P
ACT
ML_D_0P
ML_A_0P
high-Z
ML_B_0P
high-Z
ML_D_3N
Normal mode;
internal display only
ML_C_0N
ACT
ML_D_0N
ML_A_0N
high-Z
ML_B_0N
high-Z
ML_D_3P
ML_C_1P
ACT
ML_D_1P
ML_A_1P
high-Z
ML_B_1P
high-Z
ML_D_2N
ML_C_1N
ACT
ML_D_1N
ML_A_1N
high-Z
ML_B_1N
high-Z
ML_D_2P
ML_C_2P
ACT
ML_D_2P
ML_A_2P
high-Z
ML_B_2P
high-Z
ML_D_1N
ML_C_2N
ACT
ML_D_2N
ML_A_2N
high-Z
ML_B_2N
high-Z
ML_D_1P
ML_C_3P
ACT
ML_D_3P
ML_A_3P
high-Z
ML_B_3P
high-Z
ML_D_0N
ML_C_3N
ACT
ML_D_3N
ML_A_3N
high-Z
ML_B_3N
high-Z
ML_D_0P
01
ML_C_0P
ACT
ML_D_0P
ML_A_0P
ACT
ML_B_0P
high-Z
ML_D_3N
Normal mode with
dual display
ML_C_0N
ACT
ML_D_0N
ML_A_0N
ACT
ML_B_0N
high-Z
ML_D_3P
ML_C_1P
ACT
ML_D_1P
ML_A_1P
ACT
ML_B_1P
high-Z
ML_D_2N
ML_C_1N
ACT
ML_D_1N
ML_A_1N
ACT
ML_B_1N
high-Z
ML_D_2P
ML_C_2P
ACT
ML_D_2P
ML_A_2P
ACT
ML_B_2P
high-Z
ML_D_1N
ML_C_2N
ACT
ML_D_2N
ML_A_2N
ACT
ML_B_2N
high-Z
ML_D_1P
ML_C_3P
ACT
ML_D_3P
ML_A_3P
ACT
ML_B_3P
high-Z
ML_D_0N
ML_C_3N
ACT
ML_D_3N
ML_A_3N
ACT
ML_B_3N
high-Z
ML_D_0P
1X
ML_C_0P
high-Z
ML_D_0P
ML_A_0P
high-Z
ML_B_0P
EQ
ML_D_3N
External source mode
ML_C_0N
high-Z
ML_D_0N
ML_A_0N
high-Z
ML_B_0N
EQ
ML_D_3P
ML_C_1P
high-Z
ML_D_1P
ML_A_1P
high-Z
ML_B_1P
EQ
ML_D_2N
ML_C_1N
high-Z
ML_D_1N
ML_A_1N
high-Z
ML_B_1N
EQ
ML_D_2P
ML_C_2P
high-Z
ML_D_2P
ML_A_2P
high-Z
ML_B_2P
EQ
ML_D_1N
ML_C_2N
high-Z
ML_D_2N
ML_A_2N
high-Z
ML_B_2N
EQ
ML_D_1P
ML_C_3P
high-Z
ML_D_3P
ML_A_3P
high-Z
ML_B_3P
EQ
ML_D_0N
ML_C_3N
high-Z
ML_D_3N
ML_A_3N
high-Z
ML_B_3N
EQ
ML_D_0P
相關PDF資料
PDF描述
CBTU04082BS 1.8 V, wide bandwidth, 4 differential channel, 2 : 1 multiplexer-demultiplexer switch with single enable
CBTU4411EE 11-bit DDR2 SDRAM MUX-bus switch with 12 Ohm ON resistance
CBTV4020EE 20-bit DDR SDRAM 2 : 1 MUX
CBTW28DD14ET 14-bit bus switch-multiplexer for DDR2-DDR3 applications
CLRD701 CLRD701 PEGODA Contactless smart card reader
相關代理商/技術參數(shù)
參數(shù)描述
CBTL12131ET,518 功能描述:編碼器、解碼器、復用器和解復用器 1.1 MUX BI-DRC VIDEO 1 DISPLAYPORT CONN RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
CBTL12131ET518 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述:
CBTL1608A1UK,012 制造商:NXP Semiconductors 功能描述:PHACBTL1608A1UK,012 IC,HIGH SPEED SWITCH
CBTL1608A1UK,019 制造商:NXP Semiconductors 功能描述:PHACBTL1608A1UK,019 IC,HIGH SPEED SWITCH
CBTL1610A1UKAZ 制造商:NXP Semiconductors 功能描述:LINEAR IC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*