- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9140 > CD74HC4046ANSRG4 (Texas Instruments)IC PLL W/VCO 16-SO PDF資料下載
參數(shù)資料
| 型號(hào)： | CD74HC4046ANSRG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 23/34頁 |
| 文件大小： | 0K |
| 描述： | IC PLL W/VCO 16-SO |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | 74HC |
| 類型： | 鎖相環(huán)路（PLL） |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 38MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2 V ~ 6 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SO |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
3
General Description
VCO
The VCO requires one external capacitor C1 (between C1A
and C1B) and one external resistor R1 (between R1 and
GND) or two external resistors R1 and R2 (between R1 and
GND, and R2 and GND). Resistor R1 and capacitor C1
determine the frequency range of the VCO. Resistor R2
enables the VCO to have a frequency offset if required. See
logic diagram, Figure 1.
The high input impedance of the VCO simplies the design
of low-pass lters by giving the designer a wide choice of
resistor/capacitor ranges. In order not to load the low-pass
lter, a demodulator output of the VCO input voltage is
provided at pin 10 (DEMOUT). In contrast to conventional
techniques where the DEMOUT voltage is one threshold
voltage lower than the VCO input voltage, here the DEMOUT
voltage equals that of the VCO input. If DEMOUT is used, a
load resistor (RS) should be connected from DEMOUT to
GND; if unused, DEMOUT should be left open. The VCO
output (VCOOUT) can be connected directly to the
comparator input (COMPIN), or connected via a frequency-
divider. The VCO output signal has a specied duty factor of
50%. A LOW level at the inhibit input (INH) enables the VCO
and demodulator, while a HIGH level turns both off to
minimize standby power consumption.
Phase Comparators
The signal input (SIGIN) can be directly coupled to the self-
biasing amplier at pin 14, provided that the signal swing is
between
the
standard
HC
family
input
logic
levels.
Capacitive coupling is required for signals with smaller
swings.
Phase Comparator 1 (PC1)
This is an Exclusive-OR network. The signal and comparator
input frequencies (fi) must have a 50% duty factor to obtain
the maximum locking range. The transfer characteristic of
PC1, assuming ripple (fr = 2fi) is suppressed, is:
VDEMOUT =(VCC/π)(φSIGIN - φCOMPIN) where VDEMOUT
is the demodulator output at pin 10; VDEMOUT =VPC1OUT
(via low-pass lter).
The average output voltage from PC1, fed to the VCO input
via the low-pass lter and seen at the demodulator output at
pin 10 (VDEMOUT), is the resultant of the phase differences
of signals (SIGIN) and the comparator input (COMPIN)as
shown in Figure 2. The average of VDEM is equal to 1/2
VCC when there is no signal or noise at SIGIN, and with this
input the VCO oscillates at the center frequency (fo).
Typical waveforms for the PC1 loop locked at fo are shown
in Figure 3.
FIGURE 1. LOGIC DIAGRAM
DEMOUT
R2
12
R1
R5
11
10
C1
R3
C2
PC2OUT
13
p
n
GND
VCC
PCPOUT
1
15
2
PC3OUT
PC1OUT
DOWN
RD
Q
D
CP
RD
Q
D
CP
UP
V
CC
VCC
RD
Q
SD
INH
59
VCOIN
VCO
-
+
VCO
OUT
COMPIN
-
+
SIGIN
C1B
C1A
VREF
R2
R1
67 4
3
14
-
+
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375B15H300B3 | CONVERTER MOD DC/DC 15V 300W |
| CD74HC4046ANSRE4 | IC PLL W/VCO 16-SO |
| VI-BWJ-MY-F3 | CONVERTER MOD DC/DC 36V 50W |
| V375B15H300B | CONVERTER MOD DC/DC 15V 300W |
| VI-BWJ-MY-F2 | CONVERTER MOD DC/DC 36V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD74HC4046APW | 功能描述:鎖相環(huán) - PLL Hi Sp CMOS Logic Ph-Locked-Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC4046APWR | 功能描述:鎖相環(huán) - PLL PLL w/ VCO RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC4046APWRE4 | 功能描述:鎖相環(huán) - PLL Hi-Spd CMOS Logic PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC4046APWRG4 | 功能描述:鎖相環(huán) - PLL Hi Sp CMOS Log Phase Locked-Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC4046APWT | 功能描述:鎖相環(huán) - PLL Hi-Spd CMOS Logic PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。