SIGIN, COMPIN DC Coupled Low-Level Input Voltage
參數(shù)資料
型號(hào): CD74HC4046ANSRG4
廠商: Texas Instruments
文件頁(yè)數(shù): 34/34頁(yè)
文件大小: 0K
描述: IC PLL W/VCO 16-SO
標(biāo)準(zhǔn)包裝: 2,000
系列: 74HC
類型: 鎖相環(huán)路(PLL)
PLL:
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:4
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 38MHz
除法器/乘法器: 無(wú)/無(wú)
電源電壓: 2 V ~ 6 V
工作溫度: -55°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 16-SO
包裝: 帶卷 (TR)
9
SIGIN, COMPIN
DC Coupled
Low-Level Input
Voltage
VIL
-
4.5 to
5.5
-
0.8
-
0.8
-
0.8
V
PCPOUT, PCn OUT
High-Level Output
Voltage
CMOS Loads
VOH
VIL or VIH
-
4.5
4.4
-
4.4
-
4.4
-
V
PCPOUT, PCn OUT
High-Level Output
Voltage
TTL Loads
VOH
VIL or VIH
-
4.5
3.98
-
3.84
-
3.7
-
V
PCPOUT, PCn OUT
Low-Level Output
Voltage
CMOS Loads
VOL
VIL or VIH
-
4.5
-
0.1
-
0.1
-
0.1
V
PCPOUT, PCn OUT
Low-Level Output
Voltage
TTL Loads
VOL
VIL or VIH
-
4.5
-
0.26
-
0.33
-
0.4
V
SIGIN, COMPIN Input
Leakage Current
II
Any
Voltage
Between
VCC and
GND
-
5.5
-
±30
±38
±45
A
PC2OUT Three-State
Off-State Current
IOZ
VIL or VIH
-
5.5
-
±0.5
±5-
-
±10
A
SIGIN, COMPIN Input
Resistance
RI
VI at Self-Bias
Operation Point:
VI = 0.5V,
See Figure 10
4.5
-
250
-
k
DEMODULATOR SECTION
Resistor Range
RS
at RS > 300k
Leakage Current
Can Influence
VDEM OUT
4.5
5
-
300
-
k
Offset Voltage VCOIN
to VDEM
VOFF
VI = VVCO IN =
Values taken over
RS Range
See Figure 23
4.5
-
±20
-
mV
Dynamic Output
Resistance at
DEMOUT
RD
VDEM OUT =
4.5
-
25
-
Quiescent Device
Current
ICC
VCC or
GND
-
5.5
-
8
-
80
-
160
A
Additional Quiescent
Device Current Per
Input Pin: 1 Unit Load
ICC
(Note 4)
VCC
-2.1
Excluding
Pin 5
-
4.5 to
5.5
-
100
360
-
450
-
490
A
NOTES:
2. The value for R1 and R2 in parallel should exceed 2.7k
.
3. The maximum operating voltage can be as high as VCC -0.9V, however, this may result in an increased offset voltage.
4. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
DC Electrical Specications (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC -55oC TO 125oC
UNITS
VI (V)
IO (mA)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
VCC
2
VCC
2
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
相關(guān)PDF資料
PDF描述
V375B15H300B3 CONVERTER MOD DC/DC 15V 300W
CD74HC4046ANSRE4 IC PLL W/VCO 16-SO
VI-BWJ-MY-F3 CONVERTER MOD DC/DC 36V 50W
V375B15H300B CONVERTER MOD DC/DC 15V 300W
VI-BWJ-MY-F2 CONVERTER MOD DC/DC 36V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD74HC4046APW 功能描述:鎖相環(huán) - PLL Hi Sp CMOS Logic Ph-Locked-Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CD74HC4046APWR 功能描述:鎖相環(huán) - PLL PLL w/ VCO RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CD74HC4046APWRE4 功能描述:鎖相環(huán) - PLL Hi-Spd CMOS Logic PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CD74HC4046APWRG4 功能描述:鎖相環(huán) - PLL Hi Sp CMOS Log Phase Locked-Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CD74HC4046APWT 功能描述:鎖相環(huán) - PLL Hi-Spd CMOS Logic PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray