- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9669 > CDCR83DBQRG4 (Texas Instruments)IC DIRECT RAMBUS CLK GEN 24-QSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CDCR83DBQRG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 0K |
| 描述： | IC DIRECT RAMBUS CLK GEN 24-QSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 存儲(chǔ)器，RDRAM |
| 輸入： | TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 400MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP/QSOP |
| 包裝： | 帶卷 (TR) |
CDCR83
DIRECT RAMBUS CLOCK GENERATOR
SCAS632B APRIL 2001 REVISED OCTOBER 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D 400-MHz Differential Clock Source for
Direct Rambus Memory Systems for an
800-MHz Data Transfer Rate
D Synchronizes the Clock Domains of the
Rambus Channel With an External System
or Processor Clock
D Three Power Operating Modes to Minimize
Power for Mobile and Other
Power-Sensitive Applications
D Operates From a Single 3.3-V Supply and
120 mW at 300 MHz (Typ)
D Packaged in a Shrink Small-Outline
Package (DBQ)
D Supports Frequency Multipliers: 4, 6, 8,
16/3
D No External Components Required for PLL
D Supports Independent Channel Clocking
D Spread Spectrum Clocking Tracking
Capability to Reduce EMI
D Designed for Use With TI’s 133-MHz Clock
Synthesizers CDC924 and CDC921
D Cycle-Cycle Jitter Is Less Than 50 ps at
400 MHz
D Certified by Gigatest Labs to Exceed the
Rambus DRCG Validation Requirement
D Supports Industrial Temperature Range of
40°C to 85°C
description
The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus
memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system
or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and
mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus
memory applications.
The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to
enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct
Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the
DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK
to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK
frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects
the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew
between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK
boundary without incurring additional latency.
User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of
one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz
with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a
bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for
systems where synchronization between the Rambus clock and a system clock is not required. Test modes are
provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a
high-impedance state for board testing.
The CDCR83 is characterized for operation over free-air temperatures of 40
°C to 85°C.
Copyright
2001 2005, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Direct Rambus and Rambus are trademarks of Rambus Inc.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VDDIR
REFCLK
VDDP
GNDP
GNDI
PCLKM
SYNCLKN
GNDC
VDDC
VDDIPD
STOPB
PWRDNB
S0
S1
VDDO
GNDO
CLK
NC
CLKB
GNDO
VDDO
MULT0
MULT1
S2
DBQ PACKAGE
(TOP VIEW)
NC No internal connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27466T25F43S | CONN RCPT 43POS WALL MT W/SCKT |
| VE-J01-MX-F2 | CONVERTER MOD DC/DC 12V 75W |
| VE-J01-MX-F1 | CONVERTER MOD DC/DC 12V 75W |
| VI-JT1-MX-F1 | CONVERTER MOD DC/DC 12V 75W |
| VI-J5N-MX-F4 | CONVERTER MOD DC/DC 18.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDCS501 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SSC Clock Generator/Buffer |
| CDCS501PW | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Clock Driver w/ Opt Spread-Spect Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CDCS501PW | 制造商:Texas Instruments 功能描述:Clock IC |
| CDCS501PWR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Clock Driver w/ Opt Spread-Spect Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CDCS502 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Crystal Oscillator / Clock Generator with optional SSC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。