- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9374 > CDP68HC68T1MZ96 (Intersil)IC RTC RAM/SPI SERIAL 20-SOIC PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68T1MZ96 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 10/23頁 |
| 文件大小： | 0K |
| 描述： | IC RTC RAM/SPI SERIAL 20-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，方波輸出，監(jiān)視計時器 |
| 存儲容量： | 32B |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | SPI |
| 電源電壓： | 3 V ~ 6 V |
| 電壓 - 電源，電池： | 2.2 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 帶卷 (TR) |
18
FN1547.8
October 29, 2007
NOTE: Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use
of the POWER-SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when
VSYS < VBATT + 1.0V. VBATT will power the CDP68HC68T1. A threshold detect activates a P-Channel switch, connecting VBATT to VDD. VBATT
always supplies power to the oscillator, keeping voltage frequency variation to a minimum.
FIGURE 17. EXTERNALLY CONTROLLED POWER SYSTEM DIAGRAM
A Procedure for Power-Down Operation might consist of the following:
1. Set power sense operation by writing Bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the Status Register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the Status Register again after several milliseconds to determine validity of power failure.
5. The CPU sets power-down Bit 6 and disables all interrupts in the Interrupt Control Register when power down is verified.
This causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and VSYS rises above VBATT, power-down is terminated. The CPU reset is released and serial
communication is established.
System Diagrams (Continued)
POR
VDD
VSYS
LINE
CDP68HC68T1
CE
CPUR
MISO
MOSI
SCK
VBATT
CLK OUT
INT
VDD
CDP68HC05C8B
PORT (e.g., PCO)
RESET
MISO
MOSI
SCK
OSC 1
IRQ
BRIDGE
GENERATOR
AC
LINE
VDD
CDP68HC68T1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL23318WFRUZ-T7A | IC DGTL POT 1CH 10K 10UTQFN |
| ISL12020MIRZ-T | IC RTC/CALENDAR TEMP SNSR 20-DFN |
| VI-BNK-MV | CONVERTER MOD DC/DC 40V 150W |
| ISL12029IV27AZ | IC RTC/CALENDAR EEPROM 14-TSSOP |
| ISL12022MIBZ-TR5421 | IC RTC/CALENDAR TEMP SNSR 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68T1W | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1W WAF | 制造商:Harris Corporation 功能描述: |
| CDP68HC68T2D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T2E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
| CDP68HC68T2M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。