- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378446 > CH7003B-T (Electronic Theatre Controls, Inc.) Digital PC to TV Encoder PDF資料下載
參數(shù)資料
| 型號： | CH7003B-T |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digital PC to TV Encoder |
| 中文描述： | 數(shù)碼電腦電視編碼器 |
| 文件頁數(shù)： | 35/50頁 |
| 文件大?。?/td> | 334K |
| 代理商： | CH7003B-T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
CHRONTEL
CH7003B
201-0000-023 Rev 4.1, 8/2/99
35
Register Descriptions
(continued)
The Clock Mode Register also contains the following bits:
MCP (bit 4) determines which edge of the pixel clock output will be used to latch input data. Zero selects the
negative edge, one selects the positive edge.
Bit 5 Unused
M/S* (bit 6) determines whether the device operates in master or slave clock mode. In master mode (1), the
14.31818MHz clock is used as a frequency reference, and the display mode register is decoded to determine
the PLL divider settings. In slave mode (0) the XCLK input is used as a reference to the PLL, and is divided
by the value specified by XCM[1:0]. The divide by N is forced to one.
Bit 7 (CFRB) sets whether the chroma subcarrier free-runs, or is locked to the video signal. One causes the
subcarrier to lock to the TV vertical rate, and should be used when the ACIV bit is set to zero. Zero causes the
subcarrier to free-run, and should be used when the ACIV bit is set to one.
Start Active Video Register
Symbol: SAV
Address: 07H
Bits: 8
This register sets the delay, in pixel increments, from leading edge of horizontal sync to start of active video. The
entire bit field SAV[8:0] is comprised of this register SAV[7:0], plus the MSB value contained in the position
overflow register, bit SAV8. This is decoded as a whole number of pixels, which can be set anywhere between 0
and active data must be a multiple of two clocks. In any 3X clock mode, the number of 3X clocks from the leading
edge of sync to the first active data must be a multiple of three clocks.
Table 23. Clock Modes
XCM[1:0]
00
00
00
01
01
01
1X
PCM[1:0]
00
01
1X
00
01
1X
00
XCLK
1X
1X
1X
2X
2X
2X
3X
P-OUT
1X
2X
3X
1X
2X
3X
1X
Input Data Modes Supported
0, 1, 2, 3, 4, 5, 7, 8, 9
0, 1, 2, 3, 4, 5, 7, 8, 9
0, 1, 2, 3, 4, 5, 7, 8, 9
2, 4, 5, 7, 8, 9
2, 4, 5, 7, 8, 9
2, 4, 5, 7, 8, 9
6
6
6
1X
01
1X
3X
3X
2X
3X
1X
Bit:
Symbol:
7
SAV7
6
SAV6
5
SAV5
4
SAV4
3
SAV3
2
SAV2
1
SAV1
0
SAV0
Type:
Default:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
相關PDF資料 |
PDF描述 |
|---|---|
| CH7003B | Digital PC to TV Encoder |
| CH7003B-V | Digital PC to TV Encoder |
| CH7006C | MODULE |
| CH7006C-T | Circular Connector; Body Material:Aluminum; Series:PT06; Number of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 |
| CH7006C-V | Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7003B-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder |
| CH7004C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7004C-T | 制造商:CHRONTEL 功能描述: |
| CH7004C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
發(fā)布緊急采購，3分鐘左右您將得到回復。