- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378446 > CH7003B-V (Electronic Theatre Controls, Inc.) Digital PC to TV Encoder PDF資料下載
參數(shù)資料
| 型號： | CH7003B-V |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digital PC to TV Encoder |
| 中文描述： | 數(shù)碼電腦電視編碼器 |
| 文件頁數(shù)： | 38/50頁 |
| 文件大?。?/td> | 334K |
| 代理商： | CH7003B-V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
CHRONTEL
CH7003B
38
201-0000-023 Rev.4.1, 8/2/99
Register Descriptions
(continued)
Power Management Register
Symbol: PMR
Address: 0EH
Bits: 5
This register provides control of the power management functions, a software reset (ResetB), and the SCART output
enable. The CH7003 provides programmable control of its operating states, as described in the table below.
Table 24. Power Management
Reset* (bit 3) is soft reset. Setting this bit to 0 will reset all circuitry requiring a power on reset, except for this bit
itself and the I
2
C state machines. After reset, this bit should be set back to 1 for normal operation to continue.
SCART (bit 4) is the SCART enable. Setting SCART = 0 means the CH7003 will operate normally, outputting Y/C
and CVBS from the three DACs. SCART=1 enables SCART output, which will cause R, G and B to be output from
the DACs and composite sync from the CSYNC pin.
Note:
For complete details regarding the operation of these modes, see the
Power Management
in
Functional Description
sections.
Connection Detect Register
Symbol: CDR
Address: 10H
Bits: 4
The Connection Detect Register provides a means to sense the connection of a TV to either S-Video or Composite
video outputs. The status bits, YT, CT, and CVBST correspond to the DAC outputs for S-Video (Y and C outputs)
and Composite video (CVBS), respectively. However, the values contained in these status bits are NOT VALID
until a sensing procedure is performed. Use of this register requires a sequence of events to enable the sensing of
outputs, then reading out the applicable status bits. The detection sequence works as follows:
1. Ensure the power management register Bits 2-0 is set to 011 (normal mode).
Bit:
7
6
5
4
SCART
3
Reset*
2
PD2
1
PD1
0
PD0
Symbol:
Type:
R/W
R/W
R/W
R/W
R/W
Default:
0
1
0
1
1
PD[2:0]
000
001
Operating State
Composite Off
Power Down
Functional Description
CVBS DAC is powered down.
Most pins and circuitry are disabled (except for the bandgap
reference and the buffered clock outputs which are limited to
the 14MHz output and VCO divided outputs).
S-Video DACs are powered down.
All circuits and pins are active.
All circuitry is powered down, except I
2
C circuit
010
011
1XX
S-Video Off
Normal (On)
Full Power Down
Bit:
7
6
5
4
3
YT
2
CT
1
CVBST
0
SENSE
Symbol:
Type:
R
R
R
W
Default:
0
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CH7006C | MODULE |
| CH7006C-T | Circular Connector; Body Material:Aluminum; Series:PT06; Number of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 |
| CH7006C-V | Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 |
| CH7013A | Digital PC to TV Encoder |
| CH7013A-T | Digital PC to TV Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7004C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7004C-T | 制造商:CHRONTEL 功能描述: |
| CH7004C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
| CH7005C-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder with Macrovision |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。