參數(shù)資料
型號: CH7013A
廠商: Electronic Theatre Controls, Inc.
英文描述: Digital PC to TV Encoder
中文描述: 數(shù)碼電腦電視編碼器
文件頁數(shù): 36/46頁
文件大?。?/td> 249K
代理商: CH7013A
CHRONTEL
CH7013A
36
201-0000-041 Rev. 1.0, 6/14/2000
Register Descriptions
(continued)
Figure 19: Luma Transfer Function at different contrast enhancement settings
PLL Overflow Register
Symbol: MNE
Address: 13H
Bits: 5
The PLL Overflow Register contains the MSB bits for the ‘M’ and ‘N’ vlaues, which will be described in the PLL-
M and PLL-N registers, respectively. The reserved bits should not be written to.
PLL M Value Register
Symbol: PLLM
Address: 14H
Bits: 8
The PLL M value register determines the division factor applied to the frequency reference clock before it is input to
the PLL phase detector when the CH7013A is operating in master or pseudo-master clock mode. In slave mode, an
external pixel clock is used instead of the frequency reference, and the division factor is determined by the
XCM[3:0] value. This register contains the lower 8 bits of the complete 9-bit M value.
Bit:
Symbol:
Type:
Default:
7
6
5
4
Reserved
3
Reserved
2
N9
1
N8
0
M8
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
Bit:
Symbol:
Type:
Default:
7
6
5
4
3
2
1
0
M7
M6
M5
M4
M3
M2
M1
M0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
1
0
0
0
0
0
1
0
32
64
96
128
160
192
224
256
0
32
64
96
128
160
192
224
256
相關(guān)PDF資料
PDF描述
CH7013A-T Digital PC to TV Encoder
CH7013A-V Digital PC to TV Encoder
CHB1143 CHB1143
CHF12545CBF 500 W Power RF Flanged Chip Termination
CHF12545CBF500L 500 W Power RF Flanged Chip Termination
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CH7013A-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013A-V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-DF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder