- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1908 > CPC5601D (IXYS Integrated Circuits Division)IC DRVR PROGRAMMABLE 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CPC5601D |
| 廠(chǎng)商： | IXYS Integrated Circuits Division |
| 文件頁(yè)數(shù)： | 2/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DRVR PROGRAMMABLE 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | CPC |
| 類(lèi)型： | 驅(qū)動(dòng)器 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
INTEGRATED CIRCUITS DIVISION
CPC5601
10
www.ixysic.com
R04
2.7 Operational Sequence
In the application circuits above, the CPC5601 is pow-
ered from the telephone line only when the LITELINK
is off-hook. This requires that you set the telephone
line characteristics controlled by the CPC5601 under
host system control immediately after taking the DAA
off-hook or after pulse dialing is complete, using the
following sequence:
1.
For incoming calls, validate a ring signal by hav-
ing the host system poll or read the output of
RING (ring detect via snoop circuit on the LITE-
LINK) or RING (ring detect via opto-isolated ring
circuit in the CPC5601).
2.
Assert OH to complete the connection.
3.
Set the telephone line characteristics of the DAA
using the CPC5601 via the programming method
(see “Programming” on page 10).
With this circuit, you must program the CPC5601 as
soon as possible after asserting off hook. Leaving the
CPC5601 unprogrammed leaves open the possibility
of LITELINK instability due to lack of AC termination.
2.8 Output Current Ratings
Output b6 is the only output that can be used for the
current limiting function of a DAA. The FET on output
b6 can sink up to 120 mA of current, while the other
outputs can sink up to 10 mA.
The other outputs can be used for any of the other
switchable functions on the telephone line side of a
DAA, as long as the current does not exceed the
10 mA limit.
3. Programming
3.1 Latch Circuit Description
Data applied to the input pin is optically coupled to the
shift register through a pulse generator. Each low-to-
high transition in the pulse generator triggers a clock
pulse. Clock pulses are applied to the CLK input of six
rising-edge-triggered flip-flops. The non-inverted input
data is fed to the flip-flops at all times, but the flip-flops
are only clocked on receipt of a pulse from the pulse
generator. The flip-flops drive six FET switches.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CPC5710N | IC PHONE LINE MONITOR 8-SOIC |
| CPC5712U | PHONE LINE MON W/DETECTOR 16QSOP |
| CPC7220W | IC ANALOG SWITCH 8CH HV 28-PLCC |
| CPC7232W | IC ANALOG SWITCH 8CH HV 28-PLCC |
| CPC7514Z | IC LINE CARD ACCESS SWITC 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CPC5601DTR | 功能描述:固態(tài)繼電器-PCB安裝 Programmable Driver IC, T/R RoHS:否 制造商:Omron Electronics 控制電壓范圍: 負(fù)載電壓額定值:40 V 負(fù)載電流額定值:120 mA 觸點(diǎn)形式:1 Form A (SPST-NO) 輸出設(shè)備:MOSFET 封裝 / 箱體:USOP-4 安裝風(fēng)格:SMD/SMT |
| CPC5602 | 制造商:CLARE 制造商全稱(chēng):Clare, Inc. 功能描述:N-Channel Depletion Mode FET |
| CPC5602_12 | 制造商:CLARE 制造商全稱(chēng):Clare, Inc. 功能描述:N-Channel Depletion Mode FET |
| CPC5602C | 功能描述:MOSFET MOSFET N-CHANNEL 350V RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| CPC5602CTR | 功能描述:MOSFET N Channel Depletion Mode FET, T/R RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。