參數(shù)資料
型號(hào): CS2200P-DZZR
廠商: CIRRUS LOGIC INC
元件分類(lèi): PLL合成/DDS/VCOs
中文描述: PHASE LOCKED LOOP, 56 MHz, PDSO10
封裝: 3 MM, LEAD FREE, MO-187, MSOP-10
文件頁(yè)數(shù): 10/24頁(yè)
文件大?。?/td> 177K
代理商: CS2200P-DZZR
CS2200-OTP
18
DS842F2
6.1.2
Auxiliary Output Source Selection (AuxOutSrc[1:0])
Selects the source of the AUX_OUT signal.
Note:
When set to 11, the AuxLockCfg global parameter sets the polarity and driver type (“AUX PLL
Lock Output Configuration (AuxLockCfg)” on page 18).
6.2
Ratio 0 - 3
The four 32-bit User Defined Ratios are stored in the CS2200’s one time programmable memory. See “Out-
put to Input Frequency Ratio Configuration” on page 11 and “Calculating the User Defined Ratio” on
page 20 for more details.
6.3
Global Configuration Parameters
6.3.1
AUX PLL Lock Output Configuration (AuxLockCfg)
When the AUX_OUT pin is configured as a lock indicator (AuxOutSrc[1:0] modal parameter = ‘11’), this
global parameter configures the AUX_OUT driver to either push-pull or open drain. It also determines the
polarity of the lock signal. If AUX_OUT is configured as a clock output, the state of this parameter is dis-
regarded.
Note:
AUX_OUT is an unlock indicator, signalling an error condition when the PLL is unlocked. There-
fore, the pin polarity is defined relative to the unlock condition.
6.3.2
Reference Clock Input Divider (RefClkDiv[1:0])
Selects the input divider for the timing reference clock.
AuxOutSrc[1:0]
Auxiliary Output Source
00
RefClk.
01
Reserved.
10
CLK_OUT.
11
PLL Lock Status Indicator.
Application:
“Auxiliary Output” on page 14
AuxLockCfg
AUX_OUT Driver Configuration
0
Push-Pull, Active High (output ‘high’ for unlocked condition, ‘low’ for locked condition).
1
Open Drain, Active Low (output ‘low’ for unlocked condition, high-Z for locked condition).
Application:
“Auxiliary Output” on page 14
RefClkDiv[1:0]
Reference Clock Input Divider
REF_CLK Frequency Range
00
÷ 4.
32 MHz to 56 MHz (50 MHz with XTI)
01
÷ 2.
16 MHz to 28 MHz
10
÷ 1.
8 MHz to 14 MHz
11
Reserved.
Application:
“Internal Timing Reference Clock Divider” on page 9
相關(guān)PDF資料
PDF描述
CS2300P-DZZR
CS3511-CNZR
CS35L00-CNZ
CS4207-DNZR
CS4207-DNZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS220-10B 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER 10 AMP, 200 THRU 800 VOLTS
CS220-10D 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER 10 AMP, 200 THRU 800 VOLTS
CS220-10M 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER 10 AMP, 200 THRU 800 VOLTS
CS220-10N 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER 10 AMP, 200 THRU 800 VOLTS
CS220-12B 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER 12 AMP, 200 THRU 1000 VOLTS