4.20 S/PDIF Control Register (Index 68h) SPEN S/PDIF Enable. The SPEN bit enables S/PDIF data transmission on the S/PDIF_OUT p" />
參數(shù)資料
型號: CS4299-BQZ
廠商: Cirrus Logic Inc
文件頁數(shù): 25/52頁
文件大小: 0K
描述: IC CODEC AC'97 W/SRC 48LQFP
標準包裝: 250
系列: SoundFusion™
類型: 音頻編解碼器 '97
數(shù)據(jù)接口: 串行
分辨率(位): 18 b,20 b
ADC / DAC 數(shù)量: 1 / 1
三角積分調(diào)變:
動態(tài)范圍,標準 ADC / DAC (db): 80 / 85
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 托盤
其它名稱: 598-1626
CS4299-BQZ-ND
CS4299
31
4.20
S/PDIF Control Register (Index 68h)
SPEN
S/PDIF Enable. The SPEN bit enables S/PDIF data transmission on the S/PDIF_OUT pin.
The SPEN bit routes the left and right channel data from the AC ’97 controller, the digital mix-
er, or the digital effects engine to the S/PDIF transmitter block. The actual data routed to the
S/PDIF block is controlled through the AMAP/SM[1:0] configuration in the AC Mode Control
Register (Index 5Eh).
Val
Validity. The V bit is mapped to the V bit (bit 28) of every sub-frame. If this bit is ‘0’, the signal
is suitable for conversion or processing.
Fs
Sample Rate. The Fs bit indicates the sampling rate for the S/PDIF data. The inverse of this
bit is mapped to bit 25 of the channel status block. When the Fs bit is ‘clear’, the sampling
frequency is 48 kHz. When ‘set’, the sampling frequency is 44.1 kHz. The actual rate at which
S/PDIF data are being transmitted solely depends on the master clock frequency of the
CS4299. The Fs bit is merely an indicator to the S/PDIF receiver.
L
Generation Status. The L bit is mapped to bit 15 of the channel status block. For category
codes 001xxxx, 0111xxx and 100xxxx, a value of ‘0’ indicates original material and a value of
‘1’ indicates a copy of original material. For all other category codes the definition of the L bit
is reversed.
CC[6:0]
Category Code. The CC[6:0] bits are mapped to bits 8-14 of the channel status block.
Emph
Data Emphasis. The Emph bit is mapped to bit 3 of the channel status block. If the Emph bit
is ‘1’, 50/15us filter pre-emphasis is indicated. If the bit is ‘0’, no pre-emphasis is indicated.
Copy
Copyright. The Copy bit is mapped to bit 3 of the channel status block. If the Copy bit is ‘1’
copyright is not asserted and copying is permitted.
/Audio
Audio / Non-Audio. The /Audio bit is mapped to bit 1 of the channel status block. If the /Audio
bit is ‘0’, the data transmitted over S/PDIF is assumed to be digital audio. If the /Audio bit is
‘1’, non-audio data is assumed.
Pro
Professional/Consumer. The Pro bit is mapped to bit 0 of the channel status block. If the Pro
bit is ‘0’, consumer use of the audio control block is indicated. If the bit is ‘1’, professional use
is indicated.
Default
0000h
For a further discussion of the proper use of the channel status bits see application note AN22: Overview of Digital
Audio Interface Data Structures [3].
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SPEN
Val
0
Fs
L
CC6
CC5
CC4
CC3
CC2
CC1
CC0
Emph
Copy /Audio
Pro
DS319PP6
31
CS4299
相關(guān)PDF資料
PDF描述
CS4272-CZZ IC CODEC AUD 24BIT 114DB 28TSSOP
EGG.1B.305.CYM CONN RCPT 5POS PNL MNT SKT W/NUT
MCF51AC256ACPUE MCU 32BIT 256K FLASH CAN 64-LQFP
CS4202-JQZ IC AC 97 W/HEADPHONE AMP 48TQFP
S9S12Q12J2VFAE1R MCU 16BIT 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4299-BQZR 功能描述:接口—CODEC IC AC’97 Codec w/SRC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4299-JQ 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:CrystalClear SoundFusion Audio Codec 97
CS4299-JQZ 功能描述:接口—CODEC IC AC’97 Codec w/SRC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4299-JQZ 制造商:Cirrus Logic 功能描述:A/D Converter (A-D) IC
CS4299-JQZ 制造商:Cirrus Logic 功能描述:IC AUDIO CODEC 2CH AC97 W/HA