3.1.2 Command Address Port (Slot 1) R/W Read/Write. When this bit is ‘set’, a read of the AC ’97 register specified by the reg" />
參數(shù)資料
型號(hào): CS4299-BQZ
廠商: Cirrus Logic Inc
文件頁數(shù): 7/52頁
文件大?。?/td> 0K
描述: IC CODEC AC'97 W/SRC 48LQFP
標(biāo)準(zhǔn)包裝: 250
系列: SoundFusion™
類型: 音頻編解碼器 '97
數(shù)據(jù)接口: 串行
分辨率(位): 18 b,20 b
ADC / DAC 數(shù)量: 1 / 1
三角積分調(diào)變:
動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 80 / 85
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
其它名稱: 598-1626
CS4299-BQZ-ND
CS4299
15
3.1.2
Command Address Port (Slot 1)
R/W
Read/Write. When this bit is ‘set’, a read of the AC ’97 register specified by the register index
bits will occur in the AC ’97 2.1 audio codec. When the bit is ‘cleared’, a write will occur. For any
read or write access to occur, the Frame Valid bit (F0) must be ‘set’ and the Codec ID[1:0] bits
(F[14:15]) must match the Codec ID of the AC ’97 2.1 audio codec being accessed. Additionally,
for a primary codec, the Slot 1 Valid bit (F1) must be ‘set’ for a read access and both the Slot 1
Valid bit (F1) and the Slot 2 Valid bit (F2) must be ‘set’ for a write access. For a secondary co-
dec, both the Slot 1 Valid bit (F1) and the Slot 2 Valid bit (F2) must be ‘cleared’ for read and
write accesses. See Figure 9 for bit frame positions.
RI[6:0]
Register Index. The RI[6:0] bits contain the 7-bit register index to the AC ’97 registers in the
CS4299. All registers are defined at word addressable boundaries. The RI0 bit must be ‘clear’
to access CS4299 registers.
3.1.3
Command Data Port (Slot 2)
WD[15:0]
Write Data. The WD[15:0] bits contain the 16-bit value to be written to the register. If an access
is a read, this slot is ignored.
NOTE:
For any write to an AC ’97 register, the write is defined to be an ‘a(chǎn)tomic’ access. This means
that when the Slot 1 Valid bit in output Slot 0 is ‘set’, the Slot 2 Valid bit in output slot 0 should
always be ‘set’ during the same audio frame. No write access may be split across 2 frames.
3.1.4
PCM Playback Data (Slots 3-10)
PD[19:0]
Playback Data. The PD[19:0] bits contain the 20-bit PCM playback (2’s complement) data for
the left and right DACs and/or the S/PDIF transmitter. Table 8 on page 30 lists a cross reference
for each function and its respective slot. The mapping of a given slot to a DAC is determined by
the state of the ID[1:0] bits in the Extended Audio ID Register (Index 28h) and by the SM[1:0]
and AMAP bits in the AC Mode Control Register (Index 5Eh).
Bit 19
18
17
16
15
14
13
12
11
10
987
6543
210
R/W
RI6
RI5
RI4
RI3
RI2
RI1
RI0
000
0000
00
Bit 19
18
17
16
15
14
13
12
11
10
987654
3210
WD15 WD14 WD13 WD12 WD11 WD10 WD9 WD8 WD7 WD6 WD5 WD4 WD3 WD2 WD1 WD0
Reserved
Bit 19
18
17
16
15
14
13
12
11
10
987
6543
210
PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0
DS319PP6
15
CS4299
相關(guān)PDF資料
PDF描述
CS4272-CZZ IC CODEC AUD 24BIT 114DB 28TSSOP
EGG.1B.305.CYM CONN RCPT 5POS PNL MNT SKT W/NUT
MCF51AC256ACPUE MCU 32BIT 256K FLASH CAN 64-LQFP
CS4202-JQZ IC AC 97 W/HEADPHONE AMP 48TQFP
S9S12Q12J2VFAE1R MCU 16BIT 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4299-BQZR 功能描述:接口—CODEC IC AC’97 Codec w/SRC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4299-JQ 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:CrystalClear SoundFusion Audio Codec 97
CS4299-JQZ 功能描述:接口—CODEC IC AC’97 Codec w/SRC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4299-JQZ 制造商:Cirrus Logic 功能描述:A/D Converter (A-D) IC
CS4299-JQZ 制造商:Cirrus Logic 功能描述:IC AUDIO CODEC 2CH AC97 W/HA