- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1909 > CS42L55-DNZR (Cirrus Logic Inc)IC CODEC STER H-HDPN AMP 36-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CS42L55-DNZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 11/68頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC STER H-HDPN AMP 36-QFN |
| 標(biāo)準(zhǔn)包裝： | 6,000 |
| 類(lèi)型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 1 / 1 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 95 / 99 |
| 電壓 - 電源，模擬： | 1.65 V ~ 2.71 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2.71 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 36-QFN |
| 供應(yīng)商設(shè)備封裝： | 36-QFN-EP（5x5） |
| 包裝： | 帶卷 (TR) |
| 配用： | 598-1506-ND - BOARD EVAL FOR CS42L55 CODEC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
October 2004
19
M9999-101204
MIC3000
Micrel
VBIAS Shutdown
Configuration Bits
State
OE
INV
BIASREF
VBIAS
0
Don’t Care
Hi-Z
1
Don’t Care
0
GND
1
Don’t Care
1
VDD
Table 9. Shutdown State of VBIAS vs.
Configuration Bits
VMOD Shutdown State
OE
MODREF
VMOD
0
Don’t Care
Hi-Z
1
0
GND
11
VDD
Table 10. Shutdown state of VMOD vs.
Configuration bits
In order to facilitate hot-plugging, the laser diode is not turned
on until tINIT2 after power-on. Following tINIT2, and assuming
TXDISABLE is not asserted, the DACs will be loaded with
their initial values. Since tCONV is much less than tINIT2, the
first set of analog data, including temperature, is available at
tINIT2. Temperature compensation will be applied to the DAC
values if enabled. APC will begin if OE is asserted. (If the
output enable bit, OE, is not set, the VMOD, VBIAS, and SHDN
outputs will float indefinitely.) Figure 7 shows the power-up
timing of the MIC3000. If TXDISABLE is asserted at power-
up, the VMOD and VBIAS outputs will stay in their shutdown
states following MIC3000 initialization. A/D conversions will
begin, but the laser will remain off.
Power ON and Laser Start-Up
When power is applied, the MIC3000 initializes its internal
registers and state machine. This process takes tPOR, about
50
s. Following t
POR, analog-to-digital conversions begin,
serial communication is possible, and the POR bit and data
ready bits may be polled. The first set of analog data will be
available tCONV after tPOR. MIC3000s are shipped from the
factory with the output enable bit, OE, set to zero, off. The
MIC3000’s power-up default state, therefore, is APC off,
VBIAS, VMOD, and SHDN outputs disabled. VBIAS, VMOD, and
SHDN will be floating (high impedance) and the laser diode,
if connected, will be off. Once the device is incorporated into
a transceiver and properly configured, the shutdown states of
SHDN, VBIAS and VMOD will be determined by the state of the
APC configuration and OE bits. Table 8, Table 9, and Table
10 illustrate the shutdown states of the various laser control
outputs versus the control bits.
Configuration Bits
Shutdown State
OE
SPOL
SHDN
0
Don’t Care
Hi-Z
1
0
GND
11
VDD
Table 8. Shutdown State of SHDN vs.
Configuration Bits
tINIT
tCONV
tON
(2)
tPOR
VPOR
TXFAULT
TXDISABLE
|V
MOD|
|V
BIAS|
TX Output
(a) MIC3000 Power-On, TXDISABLE not Asserted
SHDN
(1)
/DATA_READY
VDD
90% nominal output
TX Output
(b) MIC3000 Power-On, TXDISABLE Asserted
tINIT
tCONV
tPOR
VPOR
TXFAULT
TXDISABLE
|V
MOD|
|V
BIAS|
SHDN
(1)
/DATA_READY
VDD
Notes:
1. Polarity programmable; active-high shown.
2. Determined by loop response, e.g., CCOMP.
Figure 7. MIC3000 Power-On Timing (OE=1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS42L73-CWZR | IC CODEC AUDIO TELEPHONY 64WLCSP |
| CS47028B-DQZR | IC AUDIO SOC SGL 32BIT 100-LQFP |
| CS48DV2A-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
| CS48DV2B-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
| CS495314-DVZ | IC DSP DECODER 32BIT 128-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS42L56-CNZ | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster Codec w/clH HP RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L56-CNZR | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L56-DNZ | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L56-DNZR | 功能描述:接口—CODEC 24Bit Ultra LowPower Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L73 | 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:Ultra Low Power Mobile Audio and Telephony CODEC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。