![](http://datasheet.mmic.net.cn/10000/CS5346-DQZR_datasheet_1433673/CS5346-DQZR_1.png)
Copyright
Cirrus Logic, Inc. 2010
(All Rights Reserved)
Preliminary Product Information
This document contains information for a product under development.
Cirrus Logic reserves the right to modify this product without notice.
103-dB, 192-kHz, Stereo Audio ADC with 6:1 Input Mux
ADC Features
Multi-bit Delta Sigma Modulator
103 dB Dynamic Range
-95 dB THD+N
Stereo 6:1 Input Multiplexer
Programmable Gain Amplifier (PGA)
– ± 12 dB Gain, 0.5-dB Step Size
– Zero-crossing, Click-free Transitions
Stereo Microphone Inputs
– +32 dB Gain Stage
– Low-noise Bias Supply
Up to 192 kHz Sampling Rates
Selectable 24-bit, Left-justified or IS Serial
Audio Interface Formats
System Features
Power-down Mode
+5 V Analog Power Supply, Nominal
+3.3 V Digital Power Supply, Nominal
Direct Interface with 3.3 V to 5 V Logic Levels
for details.)
General Description
The CS5346 integrates an analog multiplexer, program-
mable gain amplifier, and stereo audio analog-to-digital
converter. The CS5346 performs stereo analog-to-digi-
tal (A/D) conversion of 24-bit serial values at sample
rates up to 192 kHz.
A 6:1 stereo input multiplexer is included for selecting
between line-level and microphone-level inputs. The
microphone input path includes a +32 dB gain stage
and a low-noise bias voltage supply. The PGA is avail-
able for line or microphone inputs and provides
gain/attenuation of ±12 dB in 0.5 dB steps.
The output of the PGA is followed by an advanced 5th-
order, multi-bit delta-sigma modulator and digital filter-
ing/decimation. Sampled data is transmitted by the
serial audio interface at rates from 8 kHz to 192 kHz in
either Slave or Master Mode.
Integrated level translators allow easy interfacing be-
tween the CS5346 and other devices operating over a
wide range of logic levels.
The CS5346 is available in a 48-pin LQFP package in
Commercial (-40° to +85° C) and Automotive (-40° to
+105° C) grades. The CDB5346 Customer Demonstra-
tion board is also available for device evaluation and
implementation suggestions. Please refer to
“Ordering3.3 V to 5 V
Low-Latency
Anti-Alias Filter
Internal Voltage
Reference
Multibit
Oversampling
ADC
Multibit
Oversampling
ADC
Low-Latency
Anti-Alias Filter
High Pass
Filter
High Pass
Filter
Stereo Input 1
Serial
Audio
Output
3.3 V
5 V
MUX
PC
M
S
eri
al
In
te
rf
ace
Register Configuration
Le
vel
T
ran
slat
or
Stereo Input 2
Stereo Input 3
Stereo Input 4 /
Mic Input 1 & 2
Stereo Input 5
Stereo Input 6
PGA
+32 dB
Le
vel
T
ra
nslat
or
Reset
IC
/SPI
Control Data
Interrupt
Overflow
Left PGA Output
Right PGA Output
PGA
SEPTEMBER ‘10
DS861PP2
CS5346