- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10177 > CS5381-KZZR (Cirrus Logic Inc)IC ADC AUD 120DB 192KHZ 24-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5381-KZZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC AUD 120DB 192KHZ 24-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 4,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 216k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 445mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)差分，單極 |
| 配用： | 598-1592-ND - REFERENCE DESIGN CS5381 AUD ADC 598-1008-ND - BOARD EVAL FOR CS5381 192KHZ ADC |
4
DS563F2
CS5381
1. PIN DESCRIPTIONS
Pin Name
#
Pin Description
RST
1
Reset (Input) - The device enters a low power mode when low.
M/S
2
Master/Slave Mode (Input) - Selects operation as either clock master or slave.
LRCK
3
Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
serial audio data line.
SCLK
4
Serial Clock (Input/Output) - Serial clock for the serial audio interface.
MCLK
5
Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
VD
6
Digital Power (Input) - Positive power supply for the digital section.
GND
7,18
Ground (Input) - Ground reference. Must be connected to analog ground.
VL
8
Logic Power (Input) - Positive power for the digital input/output.
SDOUT
9
Serial Audio Data Output (Output) - Output for two’s complement serial audio data.
MDIV
10
MCLK Divider (Input) - Enables a master clock divide by two function.
HPF
11
High-Pass Filter Enable (Input) - Enables the Digital High-Pass Filter.
IS/LJ
12
Serial Audio Interface Format Select (Input) -Selects either the left-justified or IS format for the SAI.
M0
M1
13,14 Mode Selection (Input) - Determines the operational mode of the device.
OVFL
15
Overflow (Output, open drain) - Detects an overflow condition on both left and right channels.
AINL+
AINL-
16, 17
Differential Left Channel Analog Input (Input) - Signals are presented differentially to the delta-sigma
modulators via the AINL+/- pins.
VA
19
Analog Power (Input) - Positive power supply for the analog section.
AINR-
AINR+
20, 21
Differential Right Channel Analog Input (Input) -Signals are presented differentially to the delta-
sigma modulators via the AINR+/- pins.
VQ
22
Quiescent Voltage (Output) - Filter connection for the internal quiescent reference voltage.
REF_GND
23
Reference Ground (Input) - Ground reference for the internal sampling circuits.
FILT+
24
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
RST
124
FILT+
M/S
223
REFGND
LRCK
322
VQ
SCLK
421
AINR+
MCLK
520
AINR-
VD
619
VA
GND
718
GND
VL
817
AINL-
SDOUT
916
AINL+
MDIV
10
15
OVFL
HPF
11
14
M1
IS/LJ
12
13
M0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7202LA25JGI | IC FIFO ASYNCH 1KX9 25NS 32PLCC |
| 97-3102A-24-28S | CONN RECEPT BOX MNT 24POS W/SOCK |
| AD1674JRZ-REEL | IC ADC 12BIT 100KSPS 28-SOIC |
| IDT7201LA15JG | IC FIFO ASYNC 512X9 15NS 32-PLCC |
| ADM202JRN | IC TX/RX RS-232 5V 15KV 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5385-000 | 制造商:TE Connectivity 功能描述:MT1000-1/4-0-16.75IN - Bulk |
| CS5388-000 | 制造商:TE Connectivity 功能描述:Cable Accessories Transition 制造商:TE Connectivity 功能描述:302A821-4-0 |
| CS5389-KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 18-Bit |
| CS5390-KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 20-Bit |
| CS5394 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:117 DB 48KHZ AUDIO A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。