- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10177 > CS5381-KZZR (Cirrus Logic Inc)IC ADC AUD 120DB 192KHZ 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS5381-KZZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC AUD 120DB 192KHZ 24-TSSOP |
| 標準包裝： | 4,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 216k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 445mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，單極 |
| 配用： | 598-1592-ND - REFERENCE DESIGN CS5381 AUD ADC 598-1008-ND - BOARD EVAL FOR CS5381 192KHZ ADC |
IDT / ICS 3.3V, 2.5V LVPECL CLOCK GENERATOR
8
ICS843031AG-01 REV. A NOVEMBER 11, 2008
ICS843031-01
FEMTOCLOCKS CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR
LVCMOS TO XTAL INTERFACE
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in
Figure 3. The XTAL_OUT pin can be left floating. The
input edge rate can be as slow as 10ns. For LVCMOS inputs, it is
recommended that the amplitude be reduced from full swing to
half swing in order to prevent signal interference with the power
rail and to reduce noise. This configuration requires that the output
FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE
impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination
at the crystal input will attenuate the signal in half. This can be
done in one of two ways. First, R1 and R2 in parallel should equal
the transmission line impedance. For most 50
Ω applications, R1
and R2 can be 100
Ω. This can also be accomplished by removing
R1 and making R2 50
Ω.
R2
Zo = 50
VDD
Ro
Zo = Ro + Rs
R1
VDD
XTAL_IN
XTAL_OUT
.1uf
Rs
TERMINATION FOR 3.3V LVPECL OUTPUTS
The clock layout topology shown below is a typical termination
for LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50
Ω
FIGURE 4B. LVPECL OUTPUT TERMINATION
FIGURE 4A. LVPECL OUTPUT TERMINATION
transmission lines. Matched impedance techniques should be
used to maximize operating frequency and minimize signal dis-
tortion.
Figures 4A and 4B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts
may exist and it would be recommended that the board design-
ers simulate to guarantee compatibility across all printed circuit
and clock component process variations.
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7202LA25JGI | IC FIFO ASYNCH 1KX9 25NS 32PLCC |
| 97-3102A-24-28S | CONN RECEPT BOX MNT 24POS W/SOCK |
| AD1674JRZ-REEL | IC ADC 12BIT 100KSPS 28-SOIC |
| IDT7201LA15JG | IC FIFO ASYNC 512X9 15NS 32-PLCC |
| ADM202JRN | IC TX/RX RS-232 5V 15KV 16SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS5385-000 | 制造商:TE Connectivity 功能描述:MT1000-1/4-0-16.75IN - Bulk |
| CS5388-000 | 制造商:TE Connectivity 功能描述:Cable Accessories Transition 制造商:TE Connectivity 功能描述:302A821-4-0 |
| CS5389-KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 18-Bit |
| CS5390-KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 20-Bit |
| CS5394 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:117 DB 48KHZ AUDIO A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。