- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10681 > CS5525-ASZ (Cirrus Logic Inc)IC ADC 16BIT W/4BIT LATCH 20SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5525-ASZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 11/30頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT W/4BIT LATCH 20SSOP |
| 標準包裝： | 66 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 12.7mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1013-ND - EVAL BOARD FOR CS5525 |
| 其它名稱： | 598-1107-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
CS5525 CS5526
DS202F5
19
Assuming a system can provide two known voltag-
es, equations can allow the user to manually com-
pute the calibration register’s values based on two
uncalibrated conversions. The offset and gain cali-
bration registers are used to adjust a typical conver-
sion as follows:
Rc = (Ru + Co>>4) * Cg / 223.
Calibration can be performed using the following
equations:
Co = (Rc0/G - Ru0) << 4
Cg = 223 * G
where G = (Rc1 - Rc0)/(Ru1-Ru0).
Note: Uncalibrated conversions imply that the gain and offset
registers are at default {gain register = 0x800000 (Hex) and
offset register = 0x000000 (Hex)}.
The variables are defined below.
V0
=
First calibration voltage
V1
=
Second calibration voltage (greater than V0)
Ru
=
Result of any uncalibrated conversion
Ru0
=
Result of uncalibrated conversion V0
(20-bit integer or 2’s complement)
Ru1
=
Result of uncalibrated conversion of V1
(20-bit integer or 2’s complement)
Rc
=
Result of any conversion
Rc0
=
Desired calibration result of converting V0
(20-bit integer or 2’s complement)
Rc1
=
Desired calibration result of converting V1
(20-bit integer or 2’s complement)
Co
=
Offset calibration register value (24-bit 2’s
complement)
Cg
=
Gain calibration register value
(24-bit integer)
>>
=
The shift right operator (e.g. x >>2 is x shift-
ed right 2 bits)
<<
=
The shift left operator (e.g. x<<2 is x
shifted left 2 bits)
Note: The shift operators are used here to align the decimal
points of words of various lengths. Data to the right of the
decimal point may be used in the calculations shown. For the
CS5525 all conversion results (Ru, Rc...) are 16 bits instead
of 20 bits. To get the equations to work correctly pad the 16
bit results with four zeros (on the right).
Calibration Tips
Calibration steps are performed at the output word
rate selected by the WR2-WR0 bits of the configu-
ration register. Since higher word rates result in
conversion words with more peak-to-peak noise,
calibration should be performed at lower output
word rates.
Also, to minimize digital noise near
the devices, the user should wait for each calibra-
tion step to be completed before reading or writing
to the serial port.
For maximum accuracy, calibrations should be per-
formed for offset and gain for each gain setting (se-
lected by changing the G2-G0 bits of the
configuration register). And if factory calibration is
performed using the system calibration capabilities
of the CS5525/26, the offset and gain register con-
tents can be read by the system microcontroller and
recorded in EEPROM. These same calibration
words can then be uploaded into the offset and gain
registers of the converters when power is first ap-
plied to the system, or when the gain range is
changed.
Two final tips include two ways to determine when
calibration is complete: 1) wait for SDO to fall. It
falls to logic 0 if the PF (Port Flag) bit of the con-
figuration register is set to logic 1; or 2) poll the DF
(Done Flag) bit in the configuration register which
is set at completion of calibration.
Whichever
method is used, the calibration control bits (CC2-
CC0) will return to logic 0 upon completion of any
calibration.
Limitations in Calibration Range
System calibration can be limited by signal head-
room in the analog signal path inside the chip as
discussed under the Analog Input section of this
data sheet. System calibration can also be limited
by the intrinsic gain errors of the instrumentation
amplifier and the modulator. For gain calibrations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1715IMS#TR | IC COMPARATOR 150MHZ DUAL 10MSOP |
| AD8612ARUZ-REEL | IC COMP DUAL 4NS FAST 14-TSSOP |
| AD9609BCPZ-40 | IC ADC 10BIT 40MSPS LP 32LFCSP |
| AD7276BUJZ-500RL7 | IC ADC 12BIT 3MSPS TSOT23-6 |
| LT1720IMS8#PBF | IC COMPARATOR DUAL HS 3/5V 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5525-ASZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 16Bit Delta Sigma Multi-Range ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5525-BP | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5525-BS | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT / 20 BIT MULTI RANGE ADC WITH 4 BIT LATCH |
| CS5526-000 | 制造商:TE Connectivity 功能描述:S200-1-01 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。