- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3775 > CS82C55AZ96 (Intersil)IC I/O EXPANDER 24B 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | CS82C55AZ96 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 24/29頁 |
| 文件大小： | 0K |
| 描述： | IC I/O EXPANDER 24B 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 接口： | 可編程 |
| 輸入/輸出數(shù)： | 24 |
| 中斷輸出： | 無 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1242 (CN2011-ZH PDF) |
| 其它名稱： | CS82C55AZ96DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁
4
FN2969.10
November 16, 2006
Functional Description
Data Bus Buffer
This three-state bidirectional 8-bit buffer is used to interface
the 82C55A to the system data bus. Data is transmitted or
received by the buffer upon execution of input or output
instructions by the CPU. Control words and status
information are also transferred through the data bus buffer.
Read/Write and Control Logic
The function of this block is to manage all of the internal and
external transfers of both Data and Control or Status words.
It accepts inputs from the CPU Address and Control busses
and in turn, issues commands to both of the Control Groups.
(CS) Chip Select. A “l(fā)ow” on this input pin enables the
communication between the 82C55A and the CPU.
(RD) Read. A “l(fā)ow” on this input pin enables 82C55A to send
the data or status information to the CPU on the data bus. In
essence, it allows the CPU to “read from” the 82C55A.
(WR) Write. A “l(fā)ow” on this input pin enables the CPU to
write data or control words into the 82C55A.
(A0 and A1) Port Select 0 and Port Select 1. These input
signals, in conjunction with the RD and WR inputs, control
the selection of one of the three ports or the control word
register. They are normally connected to the least significant
bits of the address bus (A0 and A1).
(RESET) Reset. A “high” on this input initializes the control
register to 9Bh and all ports (A, B, C) are set to the input
mode. “Bus hold” devices internal to the 82C55A will hold
the I/O port inputs to a logic “1” state with a maximum hold
current of 400
μA.
Group A and Group B Controls
The functional configuration of each port is programmed by
the systems software. In essence, the CPU “outputs” a
control word to the 82C55A. The control word contains
information such as “mode”, “bit set”, “bit reset”, etc., that
initializes the functional configuration of the 82C55A.
Each of the Control blocks (Group A and Group B) accepts
“commands” from the Read/Write Control logic, receives
“control words” from the internal data bus and issues the
proper commands to its associated ports.
Control Group A - Port A and Port C upper (C7 - C4)
Control Group B - Port B and Port C lower (C3 - C0)
The control word register can be both written and read as
shown in the “Basic Operation” table. Figure 4 shows the
control word format for both Read and Write operations.
When the control word is read, bit D7 will always be a logic
“1”, as this implies control word mode information.
Ports A, B, and C
The 82C55A contains three 8-bit ports (A, B, and C). All can
be configured to a wide variety of functional characteristics
by the system software but each has its own special features
or “personality” to further enhance the power and flexibility of
the 82C55A.
Port A One 8-bit data output latch/buffer and one 8-bit data
input latch. Both “pull-up” and “pull-down” bus-hold devices
are present on Port A. See Figure 2A.
Port B One 8-bit data input/output latch/buffer and one 8-bit
data input buffer. See Figure 2B.
Port C One 8-bit data output latch/buffer and one 8-bit data
input buffer (no latch for input). This port can be divided into
82C55A BASIC OPERATION
A1
A0
RD
WR
CS
INPUT OPERATION
(READ)
00010
Port A
→ Data Bus
01010
Port B
→ Data Bus
10010
Port C
→ Data Bus
11010
Control Word
→ Data Bus
OUTPUT OPERATION
(WRITE)
00100
Data Bus
→ Port A
01100
Data Bus
→ Port B
10100
Data Bus
→ Port C
11100
Data Bus
→ Control
DISABLE FUNCTION
XXXX
1
Data Bus
→ Three-State
X
110
Data Bus
→ Three-State
FIGURE 1. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER,
READ/WRITE, GROUP A & B CONTROL LOGIC
FUNCTIONS
GROUP A
PORT A
(8)
GROUP A
PORT C
UPPER
(4)
GROUP B
PORT C
LOWER
(4)
GROUP B
PORT B
(8)
GROUP B
CONTROL
GROUP A
CONTROL
DATA
READ
WRITE
CONTROL
LOGIC
RD
WR
A1
A0
RESET
CS
D7-D0
POWER
SUPPLIES
+5V
GND
BIDIRECTIONAL
DATA BUS
I/O
PA7-
I/O
PC7-
I/O
PC3-
I/O
PB7-
BUFFER
BUS
PB0
PC0
PC4
PA0
8-BIT
INTERNAL
DATA BUS
82C55A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5-531250-4 | CONN CARD EDGE BOARD RETAINER |
| 583691-2 | RET SPG |
| PCA9698DGG,512 | IC I/O EXPANDER I2C 40B 56TSSOP |
| PCA9506DGG,512 | IC I/O EXPANDER I2C 40B 56TSSOP |
| PCA9505DGG,112 | IC I/O EXPANDER I2C 40B 56TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS82C55AZ96S2705 | 功能描述:IC I/O EXPANDER 24B 44PLCC 制造商:intersil 系列:- 零件狀態(tài):最後搶購 I/O 數(shù):24 接口:并聯(lián) 中斷輸出:無 特性:- 輸出類型:開路漏極 電流 - 灌/拉輸出:2.5mA 電壓 - 電源:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 標(biāo)準(zhǔn)包裝:500 |
| CS82C59A | 功能描述:IC INTERRUPTER CMOS 8MHZ 28-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| CS82C59A-10 | 制造商:Harris Corporation 功能描述: |
| CS82C59A-12 | 功能描述:IC CTRL INTERRUPT 12.5MHZ 28PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| CS82C59A-1296 | 功能描述:IC CTRL INTERRUPT 12.5MHZ 28PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。