- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378470 > CXD1199AQ (Sony Corporation) CD-ROM DECODER PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD1199AQ |
| 廠商： | Sony Corporation |
| 英文描述： | CD-ROM DECODER |
| 中文描述： | CD - ROM譯碼 |
| 文件頁數(shù)： | 23/42頁 |
| 文件大?。?/td> | 349K |
| 代理商： | CXD1199AQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
—23—
CXD1199AQ
bit 2
: DAMIXEN (digital audio mixer enable)
High : Attenuator and mixer are not activated for CD-DA.
Low : Attenuator and mixer are activated for CD-DA.
bit 1
: DACODIS (DAC out disable)
High : Clock signals are output from the WCKO, LRCO and BCKO pins even for muting.
Low : The WCKO, LRCO and BCKO pins are set low for muting.
bit 0
: Reserved
Normally fixed low.
2-1-4. DECCTL (decoder control) register
bit 7
: ENDLADR (enable drive last address)
High : DLADR (drive last address) is enabled when this is high. When DADRC and DLADR become
equal while the decoder is in the write-only, real-time correction or CD-DA mode, the data writing
from the driver into the buffer is stopped.
Low : DLADR (drive last address) is disabled when this is low. Even when DADRC and DLADR become
equal while the decoder is in the write-only, real-time correction or CD-DA mode, data writing from
the driver into the buffer is not stopped.
bit 6
: ECCSTR (ECC strategy)
High : Errors are corrected with consideration given to the error flags of the data.
Low : Errors are corrected with no consideration given to the error flags of the data. In this case, there is
no erasure correction. Set this bit low when the IC is connected to an 8-bit/word SRAM.
bit 5
: MODESEL (mode select)
bit 4
: FORMSEL (form select)
When AUTODIST is low, the sector is corrected in the MODE or FORM indicated below.
bit3
: AUTODIST (auto distinction)
High : Errors are corrected according to the MODE byte and FORM bit read from the drive.
Low : Errors are corrected according to the MODESEL and FORMSEL bits (bits 5 and 4).
bits 2 to 0
: DECMD2 to 0 (decoder mode 2 to 0)
When the CD-DA bit (bit 4) in the CHPCTL register is to be set high, set the decoder to the disable
or CD-DA mode.
MODESEL
“L”
“H”
“H”
FORMSEL
“L”
“L”
“H”
MODE1
MODE2, FORM1
MODE2, FORM2
DECMD2
“L”
“L”
“H”
“H”
“H”
“H”
DECMD1
“L”
“H”
“L”
“L”
“H”
“H”
DECMD0
“X”
“X”
“L”
“H”
“L”
“H”
Decoder disable
Monitor-only mode
Write-only mode
Real-time correction mode
Repeat correction mode
CD-DA mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD1257AR | CCD Camera Timing Generator |
| CXD1267AN | CCD Vertical Clock Driver |
| CXD1806 | CD-ROM DECODER |
| CXD1806AQ | CD-ROM DECODER |
| CXD1807Q | CD-G Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD12-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CXD12-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CXD1217 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Synchronizing Signal Generator for Video Camera |
| CXD1217M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Synchronizing Signal Generator for Video Camera |
| CXD1217Q | 制造商:SONY 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。