- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378984 > CXD2460R (Sony Corporation) Timing Generator for Progressive Scan CCD Image Sensor PDF資料下載
參數(shù)資料
| 型號： | CXD2460R |
| 廠商： | Sony Corporation |
| 英文描述： | Timing Generator for Progressive Scan CCD Image Sensor |
| 中文描述： | 時序發(fā)生器傳感器逐行掃描CCD圖像 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 341K |
| 代理商： | CXD2460R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
– 13 –
CXD2460R
D00
to
D07
CHIP
3. Serial data and description of functions
Detailed description
The serial interface data is loaded to the CXD2460R when D00 and D07 are "1". However, this
assumes that D40 to D47 CHKSUM is satisfied.
D07
D06
D05
D04
D03
D02
D01
D00
1
0
0
0
0
0
0
1
Function
Loading to the CXD2460R
D08
to
D11
CTGRY
This CTGRY data indicates the functions that the serial interface data controls.
D11
D10
D09
D08
0
0
0
0
0
0
1
0
0
0
1
1
0
1
0
0
Function
Mode control data
Electronic shutter control data
High-speed phase adjustment data (Set all of D12 to D39 to "0".)
System setting data
Input of values other than those listed above is prohibited.
D12
FHIGH
CTGRY: Mode control data
Detailed description
0: Power saving drive mode
1: High-speed drive mode
When FHIGH = 0, the clock input to CKI is immediately frequency divided by 1/2 and loaded
internally.
Mode switching timing
(5 clocks after the fall of HRI just before XSGA is generated)
The high-speed phases of H1, H2, RG, XSHP, XSHD, XRS, ADCLK and other pulses are always
logically the same phase with respect to MCK.
0: DRAFT mode
1: FINE mode
In FINE mode, image data is taken by the normal Progressive Scan method.
In DRAFT mode, image data is taken by pulse elimination readout. This enables a frame rate
four times that during FINE mode. The mode is switched at the fall of HRI just before XSGA.
Note that the FRO output is also switched accordingly. (DRAFT mode: 267H, FINE mode: 1068H)
0: Normal operation
1: Readout prohibited mode
In readout prohibited mode, a readout pulse is not added even at the timing when a readout pulse
is added to V2A and V2B (VH value). (V1, V2 and V3 are not modulated.)
The mode is normally switched at the fall of HRI just before the position where the readout pulse
is added.
D13
FINE
D14
NSG
MCK
Unstable
Unstable
CKI
FHIGH = 1
FHIGH = 0
FHIGH = 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2464R | Timing Generator for LCD Panels |
| CXD2467AQ | Digital Signal Driver/Timing Generator |
| CXD2467Q | Digital Signal Driver/Timing Generator |
| CXD2470R | Timing Generator for Frame Readout CCD Image Sensor |
| CXD2475TQ | Reference Voltage and Driver IC for LCD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2463 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Controller for CCD Camera |
| CXD2463R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Controller for CCD Camera |
| CXD2464R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for LCD Panels |
| CXD2467AQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
| CXD2467Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。