- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378984 > CXD2460R (Sony Corporation) Timing Generator for Progressive Scan CCD Image Sensor PDF資料下載
參數(shù)資料
| 型號： | CXD2460R |
| 廠商： | Sony Corporation |
| 英文描述： | Timing Generator for Progressive Scan CCD Image Sensor |
| 中文描述： | 時序發(fā)生器傳感器逐行掃描CCD圖像 |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 341K |
| 代理商： | CXD2460R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Detailed description
– 18 –
D14
to
D15
IDSEL
D23
to
D29
FVFS
D12
SGXEN
0: Normal operation
1: XSGA and XSGB are output from the HRO and FRO pins.
Note that the output pulse amplitude is V
SS
to V
DD
a.
These bits select the pulse output from the ID pin.
XSUB: Inverted SUB pulse output at the amplitude of V
SS
to V
DD
a
D13
EXSG
0: VT (readout clock) is added to V2A, V2B and V3 as normal.
1: VT is not added to V2A, V2B and V3.
During readout, only the modulation necessary for readout is performed.
Note that this setting has priority over mode control data NSG (D14).
D16
VTXEN
0: Checksum is not performed and the checksum data is invalid. (However, dummy data must be
set in the CHKSUM register.)
1: Checksum is performed. This data is reflected even if the checksum results are NG.
D17
CHKSUM
0: The EXP pulse is output from the EXP pin.
1: High is indicated if the checksum results from the EXP pin are OK, and low if the results are NG.
This pulse is output at the rise of SEN, and reset high again at the fall of SEN. This pulse has
priority over mode control data EXP.
D18
STATUS
D14
0
1
D15
0
ID pulse output
XSUB pulse output
1
WEN pulse output
ID pulse output
Input "0".
These bits set the high-speed sweep period (unit: H) in FS mode.
The high-speed sweep is perfomed for 8 lines for every 1H when FINE = 1, and 20 lines for every
1H when FINE = 0.
D19
to
D22
MSB
LSB
D29
D28
D27
D26
D25
D24
D23
CXD2460R
CTGRY: System setting data
0: Internal SSG (Sync Signal Generator) functions operate to generate FRO and HRO.
1: Internal SSG functions are stopped, and the FRO and HRO pulses are fixed to low.
Note that the STB setting has priority. Set SGXEN to "1" in the case of input of a CXD2460R
sync signal from the outside.
相關PDF資料 |
PDF描述 |
|---|---|
| CXD2464R | Timing Generator for LCD Panels |
| CXD2467AQ | Digital Signal Driver/Timing Generator |
| CXD2467Q | Digital Signal Driver/Timing Generator |
| CXD2470R | Timing Generator for Frame Readout CCD Image Sensor |
| CXD2475TQ | Reference Voltage and Driver IC for LCD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2463 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Controller for CCD Camera |
| CXD2463R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Controller for CCD Camera |
| CXD2464R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for LCD Panels |
| CXD2467AQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
| CXD2467Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。