- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378984 > CXD2467AQ (Sony Corporation) Digital Signal Driver/Timing Generator PDF資料下載
參數(shù)資料
| 型號： | CXD2467AQ |
| 廠商： | Sony Corporation |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數(shù)字信號驅(qū)動器/時序發(fā)生器 |
| 文件頁數(shù)： | 25/38頁 |
| 文件大?。?/td> | 529K |
| 代理商： | CXD2467AQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
– 25 –
CXD2467AQ
The detailed setting contents are described below.
(a) UG: User gain block coefficient setting
The user gain block arithmetic coefficient is set in UG7 (MSB) to UG0 (LSB). The initial value is 20h.
(b) UB and UBF: User bright block coefficient settings
The user bright block arithmetic coefficient is set in UB9 (MSB) to UB0 (LSB), and the code bit is set in UBF.
Addition is performed when the code bit = 0, and subtraction when the code bit = 1. When performing
subtraction, set an arithmetic coefficient that is the twos complement of the number to be subtracted. The initial
values of the arithmetic coefficient and the code bit are 000h and 0h, respectively.
(c) RSG, GSG and BSG: Sub gain block coefficient settings
The R, G and B sub gain block arithmetic coefficients are set in RSG7 (MSB) to RSG0 (LSB), GSG7 (MSB) to
GSG0 (LSB) and BSG7 (MSB) to BSG0 (LSB), respectively. The initial value of each coefficient is 40h.
(d) RSB, RSBF, GSB, GSBF, BSB and BSBF: Sub bright block coefficient settings
The R, G and B sub bright block arithmetic coefficients are set in RSB9 (MSB) to RSB0 (LSB), GSB9 (MSB) to
GSB0 (LSB) and BSB9 (MSB) to BSB0 (LSB), respectively. Also, the R, G and B code bits are set in RSBF,
GSBF and BSBF, respectively. Addition is performed when the code bit = 0, and subtraction when the code bit
= 1. When performing subtraction, set an arithmetic coefficient that is the twos complement of the number to
be subtracted. The initial values of the arithmetic coefficients and the code bits are 000h and 0h, respectively.
(e) RGG, GGG and BGG: Gamma gain block coefficient settings
The R, G and B gamma gain block arithmetic coefficients are set in RGG7 (MSB) to RGG0 (LSB), GGG7
(MSB) to GGG0 (LSB) and BGG7 (MSB) to BGG0 (LSB), respectively. The initial value of each coefficient is
80h.
(f) RGB, RGBF, GGB, GGBF, BGB and BGBF: Gamma bright block coefficient settings
The R, G and B gamma bright block arithmetic coefficients are set in RGB9 (MSB) to RGB0 (LSB), GGB9
(MSB) to GGB0 (LSB) and BGB9 (MSB) to BGB0 (LSB), respectively. Also, the R, G and B code bits are set in
RGBF, GGBF and BGBF, respectively. Addition is performed when the code bit = 0, and subtraction when the
code bit = 1. When performing subtraction, set an arithmetic coefficient that is the twos complement of the
number to be subtracted. The initial values of the arithmetic coefficients and the code bits are 000h and 0h,
respectively.
(g) FRM, H1F, H2F, V1F and V2F: Black frame processing block coefficient settings
The black frame signal level for the black frame processing block is set in FRM9 (MSB) to FRM0 (LSB). In
addition, the black frame display range coefficients for the horizontal direction are set in H1F10 (MSB) to H1F0
(LSB) and H2F10 (MSB) to H2F0 (LSB), and for the vertical direction in V1F10 (MSB) to V1F0 (LSB) and
V2F10 (MSB) to V2F0 (LSB).
The horizontal direction display range can be set in 1-dot units using the HD input edge as the reference. The
falling edge is used as the reference when HD input is negative polarity input, and the rising edge when
positive polarity input. The vertical direction display range can be set in 1-line units using the VD input edge as
the reference. The falling edge is used as the reference when VD input is negative polarity input, and the rising
edge when positive polarity input. Set the display range values in H1F , H2F, V1F and V2F. Note that when all
black frame display range coefficients are 000h, black frame processing is not performed. The initial value of
each coefficient is 000h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2467Q | Digital Signal Driver/Timing Generator |
| CXD2470R | Timing Generator for Frame Readout CCD Image Sensor |
| CXD2475TQ | Reference Voltage and Driver IC for LCD |
| CXD2492R | RES, WW 1W 4.02 OHM 1% 90PPM |
| CXD2497R | Timing Generator for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2467Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
| CXD2470R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Frame Readout CCD Image Sensor |
| CXD2475TQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD2480R | 制造商:Sony Batteries 功能描述: |
| CXD2492R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Frame Readout CCD Image Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。