- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD2720Q (Sony Corporation) Single-Chip Digital Signal Processor for Karaoke(卡拉OK單片數(shù)字信號處理器) PDF資料下載
參數(shù)資料
| 型號： | CXD2720Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Single-Chip Digital Signal Processor for Karaoke(卡拉OK單片數(shù)字信號處理器) |
| 中文描述： | 單芯片數(shù)字信號處理器的卡拉OK（卡拉OK單片數(shù)字信號處理器） |
| 文件頁數(shù)： | 15/40頁 |
| 文件大小： | 431K |
| 代理商： | CXD2720Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
– 15 –
CXD2720Q
(3) SIF Format
Serial I/F have one input/output system each, and except for slot number, the following formats can be set for
input and output, independently, by setting the setup register. It can also be made to support IIS format, to
enable connection to Philips and other devices. The timing charts for each data format are given on the
following pages.
32-bit slot (XS24 = High)
MSB first
MSB first
LSB first
24 bit
16 bit
24 bit
Forward truncation
Forward truncation
Rearward truncation
1
0
1
SQ05 SQ06 SQ07
1
0
1
0
1
1
SQ08
0
0
1
Supplement
Supports 20, 16 bits
Supports 20, 16 bits
SI format
Setup register
Table 5-5. 32-bit Slot Serial IN
MSB first
MSB first
MSB first
MSB first
MSB first
LSB first
16 bit
18 bit
20 bit
24 bit
24 bit
24 bit
Rearward truncation
Rearward truncation
Rearward truncation
Rearward truncation
Forward truncation
Rearward truncation
0
1
0
1
1
1
SQ01 SQ02 SQ03
0
0
1
1
1
1
1
1
1
1
0
1
SQ04
0
0
0
0
0
1
SI format
Setup register
Table 5-6. 32-bit Slot Serial OUT
24-bit slot (XS24 = Low)
MSB first
MSB first
16 bit
24 bit
Rearward truncation
LSB first
24 bit
0
1
1
SQ05 SQ06 SQ07
0
1
1
1
SQ08
0
0
1
Supplement
Supports 20, 16 bits for forward
truncation
Supports 20, 16 bits for rearward
truncation
SI format
Setup register
Table 5-7. 24-bit Slot Serial IN
MSB first
MSB first
MSB first
MSB first
LSB first
16 bit
18 bit
20 bit
24 bit
24 bit
Rearward truncation
Rearward truncation
Rearward truncation
0
1
0
1
1
SQ01 SQ02 SQ03
0
0
1
1
1
1
1
1
SQ04
0
0
0
0
1
SI format
Setup register
Table 5-8. 24-bit Slot Serial OUT
Note 1)
When performing 20-bit and 16-bit data input in serial IN 24-bit data format, fill the lower 4 and 8 bits
with “0”, respectively.
Note 2)
means “don't care”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2721Q-1 | Single-Chip Digital Signal Processor for Karaoke |
| CXD2724AQ-3 | Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞邏輯譯碼器) |
| CXD2728Q | Single-Chip Dolby Pro Logic Surround Decoder(單片杜比環(huán)繞Pro邏輯解碼器) |
| CXD2930BR | GPS LSI With Built-In 32-Bit RISC CPU(全球定位系統(tǒng)（GPS）大規(guī)模集成電路(LSI)(內(nèi)置32位RISC中央處理器)) |
| CXD2931R | 1 Chip GPS LSI(單片全球定位系統(tǒng)（GPS）大規(guī)模集成電路LSI) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2720Q-2 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2721Q-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Digital Signal Processor for Karaoke |
| CXD2724AQ-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2724AQ-3 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
| CXD2728Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Single-Chip Dolby Pro Logic Surround Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。