- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD3068Q (Sony Corporation) CD Digital Signal Processor with Built-in Digital Servo(CD數(shù)字信號處理器（內(nèi)置數(shù)字伺服系統(tǒng)）) PDF資料下載
參數(shù)資料
| 型號： | CXD3068Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | CD Digital Signal Processor with Built-in Digital Servo(CD數(shù)字信號處理器（內(nèi)置數(shù)字伺服系統(tǒng)）) |
| 中文描述： | CD數(shù)字信號處理器具有內(nèi)置的數(shù)字式伺服（光盤數(shù)字信號處理器（內(nèi)置數(shù)字伺服系統(tǒng)）） |
| 文件頁數(shù)： | 64/135頁 |
| 文件大?。?/td> | 1259K |
| 代理商： | CXD3068Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
– 64 –
CXD3068Q
[3] Description of Modes
This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations
for each mode are described below.
§ 3-1. CLV-N Mode
This mode is compatible with the CXD2510Q, and operation is the same as for conventional control. The PLL
capture range is ±150kHz.
§ 3-2. CLV-W Mode
This is the wide capture range mode. This mode allows the PLL to follow the rotational velocity of the disc. This
rotational following control has two types: using the built-in VCO2 or providing an external VCO. The spindle is
the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below.
(When using an external VCO, input the signal from the VPCO pin to the low-pass filter, use the output from
the low-pass filter as the control voltage for the external VCO, and input the oscillation from the VCO to the
V16M pin.)
When starting to rotate the disc and/or speeding up to the lock range from the condition where the disc is
stopped, CAV-W mode should be used. Specifically, first send $E665X to set CAV-W mode and kick the disc,
then send $E60CX to set CLV-W mode if ALOCK is high, which can be read out serially from the SQSO pin.
CLV-W mode can be used while ALOCK is high. The microcomputer monitors the serial data output, and must
return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow
according to the microcomputer software in CLV-W mode is shown in Fig. 3-2.
In CLV-W mode (normal), low power consumption is achieved by setting LPWR to high. Control was formerly
performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set
high, deceleration pulses are not output, thereby achieving low power consumption mode.
Note)
The capture range for this mode is theoretically up to the signal processing limit.
§ 3-3. CAV-W Mode
This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to the
desired rotational velocity. The rotational velocity is determined by the VP0 to VP7 setting values or the
external PWM. When controlling the spindle with VP0 to VP7, setting CAV-W mode with the $E665X command
and controlling VP0 to VP7 with the $DX commands allows the rotational velocity to be varied from low speed
to 4
×
speed. (See "$DX commands".) Also, when controlling the spindle with the external PWM, the PWMI pin
is binary input which becomes KICK during high intervals and BRAKE during low intervals.
The microcomputer can know the rotational velocity using V16M. The reference frequency for the velocity
measurement is a signal of 132.3kHz obtained by dividing XTAL (XTAI, XTAO) (384Fs) by 128. The velocity is
obtained by counting the half of V16M pulses while the reference is high, and the result is output from the new
CPU interface as 10 bits (VP0 to VP9). These measurement results are 31 when the disc is rotating at normal
speed or 127 when it is rotating at 4
×
speed. These values match those of the 256 - n for control with VP0 to
VP7. (See Table 2-5 and Fig. 2-6.)
In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire
system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and others
output from this LSI change according to the rotational velocity of the disc.
Note)
The capture range for this mode is theoretically up to the signal processing limit.
Note)
Set FLFC to 1 for this mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3152AR | Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3400 | 6-channel CCD Vertical Clock Driver |
| CXD3400N | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance: 2%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:No RoHS Compliant: No |
| CXD3410 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
| CXD3410GA | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3141 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ccd-cmosIC資料 |
| CXD3142R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-Chip CCD Color Camera |
| CXD3152AR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3152R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3172AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Signal Processor LSI for Single CCD Color Camera |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。