- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353029 > CY2308ZC-1H (CYPRESS SEMICONDUCTOR CORP) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | CY2308ZC-1H |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 4.40 MM, MO-153, TSSOP-16 |
| 文件頁數(shù)： | 12/14頁 |
| 文件大?。?/td> | 203K |
| 代理商： | CY2308ZC-1H |
CY2308
Document #: 38-07146 Rev. *C
Page 7 of 14
Switching Characteristics for CY2308SI-XX Industrial Temperature Devices [8]
Parameter
Name
Test Conditions
Min.
Typ.
Max.
Unit
t1
Output Frequency
30-pF load, All devices
10
100
MHz
t1
Output Frequency
20-pF load, –1H, –5H devices[9]
10
133.3
MHz
t1
Output Frequency
15-pF load, –1, –2, –3, –4 devices
10
133.3
MHz
Duty Cycle[7] = t2 ÷ t1
(–1, –2, –3, –4, –1H, –5H)
Measured at 1.4V, FOUT = 66.66 MHz
30-pF load
40.0
50.0
60.0
%
Duty Cycle[7] = t2 ÷ t1
(–1, –2, –3, –4, –1H, –5H)
Measured at 1.4V, FOUT <50.0 MHz
15-pF load
45.0
50.0
55.0
%
t3
Rise Time[7]
(–1, –2, –3, –4)
Measured between 0.8V and 2.0V,
30-pF load
2.50
ns
t3
Rise Time[7]
(–1, –2, –3, –4)
Measured between 0.8V and 2.0V,
15-pF load
1.50
ns
t3
Rise Time[7]
(–1H, –5H)
Measured between 0.8V and 2.0V,
30-pF load
1.50
ns
t4
Fall Time[7]
(–1, –2, –3, –4)
Measured between 0.8V and 2.0V,
30-pF load
2.50
ns
t4
Fall Time[7]
(–1, –2, –3, –4)
Measured between 0.8V and 2.0V,
15-pF load
1.50
ns
t4
Fall Time[7]
(–1H, –5H)
Measured between 0.8V and 2.0V,
30-pF load
1.25
ns
t5
Output to Output Skew on
same Bank (–1, –2, –3, –4)[7]
All outputs equally loaded
200
ps
Output to Output Skew
(–1H, –5H)
All outputs equally loaded
200
ps
Output Bank A to Output
Bank B Skew (–1, –4, –5H)
All outputs equally loaded
200
ps
Output Bank A to Output
Bank B Skew (–2, –3)
All outputs equally loaded
400
ps
t6
Delay, REF Rising Edge to
FBK Rising Edge[7]
Measured at VDD/2
0
±250
ps
t7
Device to Device Skew[7]
Measured at VDD/2 on the FBK pins of
devices
0
700
ps
t8
Output Slew Rate[7]
Measured between 0.8V and 2.0V on –1H,
–5H device using Test Circuit # 2
1V/ns
tJ
Cycle to Cycle Jitter[7]
(–1, –1H, –4, –5H)
Measured at 66.67 MHz, loaded outputs,
15-pF load
200
ps
Measured at 66.67 MHz, loaded outputs,
30-pF load
200
ps
Measured at 133.3 MHz, loaded outputs,
15 pF load
100
ps
tJ
Cycle to Cycle Jitter[7]
(–2, –3)
Measured at 66.67 MHz, loaded outputs
30-pF load
400
ps
Measured at 66.67 MHz, loaded outputs
15-pF load
400
ps
tLOCK
PLL Lock Time[7]
Stable power supply, valid clocks
presented on REF and FBK pins
1.0
ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2308ZC-5H | 3.3V Zero Delay Buffer |
| CY2308ZI-1H | 3.3V Zero Delay Buffer |
| CY2308ZI-5H | 3.3V Zero Delay Buffer |
| CY2308ZXI-1H | 3.3V Zero Delay Buffer |
| CY2308ZXI-5H | 3.3V Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2308ZC-1HT | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin TSSOP T/R |
| CY2308ZC-5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eight Distributed-Output Clock Driver |
| CY2308ZC-5H | 功能描述:IC CLK ZDB 8OUT 133MHZ 16TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| CY2308ZC-5HT | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin TSSOP T/R |
| CY2308ZI1H | 制造商:CYPRESS 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。