- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170345 > CY28446LFXC (SILICON LABORATORIES) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC64 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28446LFXC |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC64 |
| 封裝： | 9 X 9 MM, LEAD FREE, MO-220, QFN-64 |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 174K |
| 代理商： | CY28446LFXC |
CY28446
Rev 1.0, November 20, 2006
Page 11 of 19
CPU_STP# Assertion
The CPU_STP# signal is an active LOW input used for
synchronous stopping and starting the CPU output clocks
while the rest of the clock generator continues to function.
When the CPU_STP# pin is asserted, all CPU outputs that are
set with the SMBus configuration to be stoppable via assertion
of CPU_STP# will be stopped within two to six CPU clock
periods after being sampled by two rising edges of the internal
CPUC clock. The final state of all stopped CPU clocks is
High/Low when driven, Low/Low when tri-stated
CPU_STP# Deassertion
The deassertion of the CPU_STP# signal will cause all CPU
outputs that were stopped to resume normal operation in a
synchronous manner, synchronous manner meaning that no
short or stretched clock pulses will be produce when the clock
resumes. The maximum latency from the deassertion to active
outputs is no more than two CPU clock cycles.
CPU_STP#
CPUT
CPUC
CPUT Internal
Tdrive_CPU_STP#,10 ns > 200 mV
CPUC Internal
Figure 6. CPU_STP# Deassertion Waveform
DOT96C
DOT96T
CPUC(Stoppable)
CPUT(Stoppable)
CPUC(Free Running
CPUT(Free Running
PD
1.8 ms
CPU_STOP#
Figure 7. CPU_STP#= Driven, CPU_PD = Driven, DOT_PD = Driven
CPU_STP#
CPUT
CPUC
Figure 8. CPU_STP# Assertion Waveform
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY29FCT818BTSOCR | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24 |
| CY29FCT818CTSOC | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO24 |
| CY38030V144-66BBC | LOADABLE PLD, 18.9 ns, PBGA144 |
| CY38030V144-66BBI | LOADABLE PLD, 18.9 ns, PBGA144 |
| CY38030V144-83BBC | LOADABLE PLD, 15 ns, PBGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28446LFXCT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Calistoga RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28447 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Calistoga Chipset |
| CY28447LFXC | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28447LFXCT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28506OC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR MOTHERBOARDS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。