- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298975 > CY37128VP160-200UXC (Cypress Semiconductor Corp.) BATT SEALED LEAD ACID 12V 12AH PDF資料下載
參數(shù)資料
| 型號： | CY37128VP160-200UXC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | BATT SEALED LEAD ACID 12V 12AH |
| 中文描述： | 為5V，3.3V，ISRTM高性能的CPLD |
| 文件頁數(shù)： | 10/64頁 |
| 文件大?。?/td> | 1798K |
| 代理商： | CY37128VP160-200UXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *D
Page 18 of 64
Product Term Clocking Parameters
tCOPT
Product Term Clock or Latch Enable (PTCLK) to Output
ns
tSPT
Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)
ns
tHPT
Register or Latch Data Hold Time
ns
tISPT
Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or
Latch Enable (PTCLK)
ns
tIHPT
Buried Register Used as an Input Register or Latch Data Hold Time
ns
tCO2PT
Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)
ns
Pipelined Mode Parameters
tICS
Input Register Synchronous Clock (CLK0, CLK1, CLK2, or CLK3) to Output Register Synchronous
Clock (CLK0, CLK1, CLK2, or CLK3)
ns
Operating Frequency Parameters
fMAX1
Maximum Frequency with Internal Feedback (Lesser of 1/tSCS, 1/(tS + tH), or 1/tCO)
MHz
fMAX2
Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(tWL + tWH),
1/(tS +tH), or 1/tCO)
MHz
fMAX3
Maximum Frequency with External Feedback (Lesser of 1/(tCO + tS) or 1/(tWL + tWH)
MHz
fMAX4
Maximum Frequency in Pipelined Mode (Lesser of 1/(tCO + tIS), 1/tICS, 1/(tWL + tWH), 1/(tIS + tIH),
or 1/tSCS)
MHz
Reset/Preset Parameters
tRW
Asynchronous Reset Width[5]
ns
tRR
Asynchronous Reset Recovery Time[5]
ns
tRO
Asynchronous Reset to Output
ns
tPW
Asynchronous Preset Width[5]
ns
tPR
Asynchronous Preset Recovery Time[5]
ns
tPO
Asynchronous Preset to Output
ns
User Option Parameters
tLP
Low Power Adder
ns
tSLEW
Slow Output Slew Rate Adder
ns
t3.3IO
3.3V I/O Mode Timing Adder[5]
ns
JTAG Timing Parameters
tS JTAG
Set-up Time from TDI and TMS to TCK[5]
ns
tH JTAG
Hold Time on TDI and TMS[5]
ns
tCO JTAG
Falling Edge of TCK to TDO[5]
ns
fJTAG
Maximum JTAG Tap Controller Frequency[5]
ns
Switching Characteristics Over the Operating Range (continued)[12]
Parameter
Description
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY37128VP208-200UXC | BATT SEALED LEAD ACID 12V 20AH |
| CY37256VP160-200UXC | BATTERY SEALED LEAD ACID 6V 12AH |
| CY37256VP208-200UXC | BATT SEALED LEAD ACID 12V 28AH |
| CY3732VP208-200UXC | BATT SEALED LEAD ACID 6V 13AH |
| CY37384VP160-200UXC | BATTERY SLA 6V 12AH .250 TERM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY37128VP160-200YXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128VP160-66AXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128VP160-66BAXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128VP160-66BGXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37128VP160-66JXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。