參數(shù)資料
型號(hào): CY3764VP208-200UXC
廠商: Cypress Semiconductor Corp.
英文描述: BATT SEALED LEAD ACID 12V 2.3AH
中文描述: 為5V,3.3V,ISRTM高性能的CPLD
文件頁數(shù): 13/64頁
文件大?。?/td> 1798K
代理商: CY3764VP208-200UXC
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *D
Page 20 of 64
tRO
12
13
14
15
18
21
26
ns
tPW
8
10
12
15
20
ns
tPR
10
12
14
17
22
ns
tPO
12
13
14
15
18
21
26
ns
User Option Parameters
tLP
2.5
ns
tSLEW
33
3
ns
t3.3IO
0.3
ns
JTAG Timing Parameters
tS JTAG
0
00
0
00
0
ns
tH JTAG
20
ns
tCO JTAG
20
ns
fJTAG
20
MHz
Switching Characteristics Over the Operating Range (continued)[12]
Parameter
200 MHz
167 MHz
154 MHz
143 MHz
125 MHz
100 MHz
83 MHz
66 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Switching Waveforms
Note:
19. Only applicable to the 5V devices.
tPD
INPUT
COMBINATORIAL
OUTPUT
Combinatorial Output
Registered Output with Synchronous Clocking
tS
INPUT
SYNCHRONOUS
tCO
REGISTERED
OUTPUT
tH
SYNCHRONOUS
tWL
tWH
tCO2
REGISTERED
OUTPUT
CLOCK
相關(guān)PDF資料
PDF描述
CY3930V484-125BBC CPLDs at FPGA Densities
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY38050V208-125NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38050V208-83NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-83NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38100V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk