參數(shù)資料
型號(hào): CY38050V256-125BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 10 ns, PBGA256
封裝: 17 X 17 MM, FBGA-256
文件頁(yè)數(shù): 21/45頁(yè)
文件大?。?/td> 720K
代理商: CY38050V256-125BBC
Quantum38K ISR
CPLD Family
Document #: 38-03043 Rev. *G
Page 28 of 45
Table 3. Global Signal Bank Assignments
Data sheet Pin Name
Bank Number
GCLK0
0
GCLK1
5
GCLK2
6
GCLK3
7
GCTL0
0
GCTL1
5
GCTL2
6
GCTL3
7
Table 4. 208 EQFP Pin Table
Pin
CY38030
CY38050
CY38100
1
GCTL0
2
GND
3
GCLK0
4
GND
5
IO0
6
IO0
7
IO0
8
IO0
9
IO0
10
IO0
11
VCCIO0
12
IO0
13
IO0
14
IO0
15
IO0
16
IO0
17
IO0
18
IO0
19
IO0
20
VCCIO0
21[12]
IO0
22[12]
IO0
23
VCC
24
GND
25
NC
VCC
26
NC
GND
27[12]
IO0
28
VCCIO0
29
VCCIO1
30[12]
IO1
31[12]
IO1
32[12]
IO1
Note:
12. Capacitance on these I/O pins meets the PCI spec (rev. 2.2), which requires IDSEL pin in a PCI design to have capacitance less than or equal to 8 pF. In the
document titled “Quantum38K CPLD Family data sheet”, this spec is defined as CPCI. All other I/O pins have a capacitance less than or equal to 10 pF.
相關(guān)PDF資料
PDF描述
CY38050V256-125BBI LOADABLE PLD, 10 ns, PBGA256
CY38050V484-125BBC LOADABLE PLD, 10 ns, PBGA484
CY38050V484-125BBI LOADABLE PLD, 10 ns, PBGA484
CY39030Z144-222BBC LOADABLE PLD, 7 ns, PBGA144
CY39030Z144-83BBC LOADABLE PLD, 15 ns, PBGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY38100V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk
CY3858-000 制造商:TE Connectivity 功能描述:2524F0524-1L/9-9-L016 - Cable Rools/Shrink Tubing
CY39 制造商:PLETRONICS 制造商全稱:Pletronics, Inc. 功能描述:Crystals
CY3900I 功能描述:開(kāi)發(fā)軟件 ISR Programming Kit RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
CY3900I_05 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Delta39K⑩⁄Ultra37000⑩ ISR⑩ Programming Kits