
Quantum38K ISR
CPLD Family
Document #: 38-03043 Rev. *G
Page 11 of 45
programming cable is then connected between the PC and
this connector. A simple configuration file instructs the ISR
software of the programming operations to be performed on
the Quantum38K devices in the system. The ISR software
then automatically completes all of the necessary data manip-
ulations required to accomplish configuration, reading,
verifying, and other ISR functions. For more information on the
Cypress ISR interface, see the ISR Programming Kit data
sheet (CY3900i).
The second configuration option for the Quantum38K is to
utilize the embedded controller or processor that already
exists in the system. The Quantum38K ISR software assists in
this method by converting the device HEX file into the ISR
serial stream that contains the ISR instruction information and
the addresses and data of locations to be configured. The
embedded controller then simply directs this ISR stream to the
chain of Quantum38K devices to complete the desired recon-
figuration or diagnostic operations. Contact your local sales
office for information on availability of this option.
Programming
There are multiple methods available for programming the
serial boot PROM. The first method uses Cypress’s
CYDH2200E CPLD Boot PROM Programming Kit to program
via a two-wire interface.
The second method is through third-party programmers.
Programming support for CY3LV series of boot PROMs is
available on a wide variety of third-party programmers. All
major programmers (including BP Micro, Data I/O, System
General, Hi-Lo) support boot PROM programming.
Figure 8. Timing Model for 38K100 Device
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
Channel
RAM
4
GCLK[3:0]
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
Channel
RAM
4
Channel
RAM
4
Channel
RAM
4
GCLK[3:0]
4
Channel
RAM
4
Channel
RAM
4
GCLK[3:0]
Channel
RAM
4
Channel
RAM
4
Channel
RAM
4
Channel
RAM
Channel
RAM
tMCS
tPD
tSCS
tMCCO
tSCS2
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM
LB 0
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
PIM