參數(shù)資料
型號(hào): CY39100V388B-83MGXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PBGA388
封裝: 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-388
文件頁(yè)數(shù): 27/86頁(yè)
文件大?。?/td> 2677K
代理商: CY39100V388B-83MGXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 33 of 86
Channel Memory Synchronous FIFO Empty/Write Timing
Switching Waveforms (continued)
WRITE ENABLE
tCHMCLK
tCHMFS
tCHMFH
Dn+1
REGISTERED
INPUT
EMPTY FLAG
PORT A CLOCK
READ ENABLE
tCHMSKEW2
tCHMFO
tCHMFRDV
PORT B CLOCK
RE
REGISTERED
OUTPUT
(Active LOW)
相關(guān)PDF資料
PDF描述
CY39200V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXI LOADABLE PLD, 10 ns, PQFP208
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100V484-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities